XRT72L52
128
TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
REV. 1.0.3
Bit 7 - ILOOP (Internal Remote Loop-back)
This Read/Write bit-field permits the user to configure the corresponding channel (within the XRT72L52) to
operate in the Internal Remote Loop-back Mode. Once the user configures the channel to operate in this
remote loop-back mode, then the RxPOSn, RxNEGn and RxLineClk signals will be routed directly to the
TxPOSn, TxNEGn and TxLineClk signals.
Setting this bit-field to “1” configures the channel to operate in the Remote Loop-Back Mode.
Bit 5 - REQB - (Receive Equalization Enable/Disable Select)
This Read/Write bit-field allows the user to control the state of the REQB output pin of the Framer device. This
output pin is intended to be connected to the REQB input pin of the XRT73L02A DS3/E3/STS-1 LIU IC. If the
user forces this signal to toggle "High”, then the internal Receive Equalizer (within the XRT73L02A) will be
disabled for using short cable length. Conversely, if the user forces this signal to toggle "Low”, then the
Receive Equalizer (within the XRT73L02A) will be enabled for short cable length.
The purpose of the internal Receive Equalizer (within the XRT73L02A) is to compensate for the Frequency-
Dependent attenuation (e.g., cable loss), that a line signal will experience as it travels through coaxial cable,
from the transmitting to the receiving terminal.
Writing a “1” to this bit-field causes the Framer device to toggle the REQB output pin "High”. Writing a “0” to
this bit-field causes the Framer device to toggle the REQB output pin "Low”.
For information on the criteria that should be used when deciding whether to enable or disable the Receive
Equalizer, please consult the XRT73L02A DS3/E3/STS-1 LIU IC Data Sheet.
NOTE: If the customer is not using the XRT73L02A DS3/E3/STS-1 IC, then this bit-field and the REQB output pin can be
used for other purposes.
Bit 4 - TAOS - (Transmit All Ones Signal)
This Read/Write bit-field allows the user to control the state of the TAOS output pin of the Framer device. This
output pin is intended to be connected to the TAOS input pin of the XRT73L02A DS3/E3/STS-1 LIU IC. if the
user forces this signal to toggle "High”, then the XRT73L02A will transmit an all 1’s pattern onto the line.
Conversely, if the user commands this output signal to toggle "Low” then the XRT73L02A DS3/E3/STS-1 LIU
IC will proceed to transmit data based upon the data that it receives via the TxPOS and TxNEG output pins (of
the Framer IC).
Writing a “1” to this bit-field causes the TAOS output pin to toggle "High”. Writing a “0” to this bit-field will cause
this output pin to toggle "Low”.
NOTE: If the customer is not using the XRT73L02A DS3/E3/STS-1 LIU IC, then this bit-field, and the TAOS output pin can
be used for other purposes.
Bit 3 - ENCODIS - (B3ZS/HDB3 Encoder Disable)
This Read/Write bit-field allows the user to control the state of the ENCODIS output pin of the Framer device.
This output pin is intended to be connected to the ENCODIS input pin of the XRT73L02A DS3/E3/STS-1 LIU
IC.
If the user forces this signal to toggle "High”, then the internal B3ZS/HDB3 encoder (within the
XRT73L02A) will be disabled. Conversely, if the user commands this output signal to toggle "Low”, then the
internal B3ZS/HDB3 encoder (within the XRT73L02A) will be enabled.
LINE INTERFACE DRIVE REGISTER (ADDRESS = 0X80)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
ILOOP
Not Used
REQB
TAOS
ENCODIS
TxLEV
RLOOP
LLOOP
R/W
RO
R/W
0
1
0