參數(shù)資料
型號： XRT7300IV
廠商： EXAR CORP
元件分類： 數(shù)字傳輸電路
英文描述： E3/DS3/STS-1 LINE INTERFACE UNIT
中文描述： DATACOM, PCM TRANSCEIVER, PQFP44
封裝： 10 X 10 MM, 1.40 MM HEIGHT, TQFP-44
文件頁數(shù)： 37/55頁
文件大小： 608K
代理商： XRT7300IV
á
XRT7300
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.1.1
33
be disabled by writing a “1” into the ALOSDIS bit-field
in Command Register 2 as depicted below.
N
OTE
:
Setting both the ALOSDIS and DLOSDIS bit-fields
to “1” disables LOS Declaration in the XRT7300.
2. The Digital LOS (DLOS) Declaration/Clear-
ance Criteria
The XRT7300 declare a Digital LOS (DLOS) condi-
tion if the XRT7300 detects 160±32 or more consecu-
tive “0’s” in the incoming data.
The XRT7300 clears DLOS if it detects four consecu-
tive sets of 32 bit-periods each of which contains at
least 10 “1’s” (e.g., average pulse density of greater
than 33%).
Monitoring the State of DLOS
If the XRT7300 is operating in the HOST Mode, the
state of DLOS can be polled or monitored by reading
in the contents of Command Register 0 as shown.
If the DLOS bit-field contains a “1”, the XRT7300 is
currently declaring a DLOS condition. If the DLOS
bit-field contains a “0”, the device is NOT currently de-
claring the DLOS condition.
Disabling the DLOS Detector
It is useful to disable the DLOS Detector in the
XRT7300 for debugging purposes. If the XRT7300 is
operating in the HOST Mode, the DLOS Detector can
be disabled by writing a “1” into the DLOSDIS bit-field
in Command Register 2.
N
OTE
:
Setting both the ALOSDIS and DLOSDIS bit-fields
to a “1” disables LOS Declaration in the XRT7300.
3.6.3
Muting the Recovered Data while the LOS
is being Declared
In some applications it is not desirable for the
XRT7300 E3/DS3/STS-1 LIU to recover data and
route it to the Receiving Terminal while the LIU is de-
claring an LOS condition. Consequently, the
XRT7300 includes a LOS Muting feature. This fea-
ture, if enabled, causes the XRT7300 to halt trans-
mission of the recovered data to the Receiving Termi-
nal while the LOS condition is True. In this case, the
RPOS and RNEG output pins are forced to “0”. Once
the LOS condition has been cleared, the XRT7300
resumes the transmission of the recovered data to
the Receiving Terminal. The XRT7300 allows en-
abling of the Muting Upon LOS feature by either of
the following means.
If the XRT7300 is Operating in the Hardware
Mode:
The Muting Upon LOS feature is enabled by pulling
the LOSMUTEN input pin (pin 19) to VDD.
If the XRT7300 is Operating in the HOST Mode:
To enable this feature, access the Microprocessor Se-
rial Interface and write a “1” into the LOSMUT bit-field
in Command Register 3.
N
OTE
:
The XRT7300 automatically declares an LOS Con-
dition any time it has been configured to operate in either
the Analog Local Loop-Back or Digital Local Loop-Back
Modes. Consequently, MUTing -upon -LOS must be dis-
abled prior to configuring the device to operate in either of
these local Loop-Back modes.
3.7
R
OUTING
THE
R
ECOVERED
T
IMING
AND
D
ATA
I
NFORMATION
TO
THE
R
ECEIVING
T
ERMINAL
E
QUIPMENT
The XRT7300 ultimately takes the Recovered Timing
and Data information, converts it into CMOS levels
and routes it to the Receiving Terminal Equipment via
the RPOS, RNEG, RCLK1 and RCLK2 output pins.
The XRT7300 can deliver the recovered data and
clock information to the Receiving Terminal in either a
Single-Rail or Dual-Rail format.
Routing Dual-Rail Format Data to the Receiving
Terminal Equipment
COMMAND REGISTER CR2 (ADDRESS = 0X02)
D4
D3
D2
D1
D0
DECODIS ENCODIS ALOSDIS DLOSDIS
REQDIS
X
X
1
X
X
COMMAND REGISTER CR0 (ADDRESS = 0X00)
D4
D3
D2
D1
D0
RLOL
RLOS
ALOS
DLOS
DMO
Read
Only
Read
Only
Read
Only
Read
Only
Read
Only
COMMAND REGISTER CR2 (ADDRESS = 0X02)
D4
D3
D2
D1
D0
DECODIS ENCODIS ALOSDIS DLOSDIS
REQDIS
X
X
X
1
X
COMMAND REGISTER CR3 (ADDRESS = 0X03)
D4
D3
D2
D1
D0
RNRZ
LOSMUT
CLK2DIS RCLK2INV CLK1INV
X
1
X
X
X
相關(guān)PDF資料
PDF描述
XRT7300 E3/DS3/STS-1 LINE INTERFACE UNIT
XRT7302 2 Channel E3/DS3/STS-1 Line Interface Unit(2通道 E3/DS3/STS-1線接口單元)
XRT73L02M TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L02MIV TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L02 2 Channel E3/DS3/STS-1 Line Interface Unit(2通道 E3/DS3/STS-1線接口單元)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT7300IV-F 功能描述:外圍驅(qū)動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT7300IVTR 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT7300IVTR-F 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT7302IV 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver
XRT73L00 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*