xr
XRT73L02M
TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.0.0
V
Figure 17. Interference Margin Test Set up for DS3/STS-1 ........................................................................... 32
Figure 18. Interference Margin Test Set up for E3. ........................................................................................ 32
T
ABLE
9: I
NTERFERENCE
M
ARGIN
T
EST
R
ESULTS
.............................................................................................. 32
5.0.2 Clock and Data Recovery: ................................................................................................................. 33
5.0.3 B3ZS/HDB3 Decoder: ........................................................................................................................ 33
5.0.4 LOS (Loss of Signal) Detector: ......................................................................................................... 34
D
ISABLING
ALOS/DLOS D
ETECTION
: ......................................................................................................... 34
T
ABLE
10: T
HE
ALOS (A
NALOG
LOS) D
ECLARATION
AND
C
LEARANCE
T
HRESHOLDS
FOR
A
GIVEN
SETTING
OF
LOSTHR
AND
REQEN (DS3
AND
STS-1 A
PPLICATIONS
) ................................................................... 34
Figure 19. Loss Of Signal Definition for E3 as per ITU-T G.775 .................................................................... 35
Figure 20. Loss of Signal Definition for E3 as per ITU-T G.775. .................................................................... 35
6.0 Jitter: ................................................................................................................................................. 36
6.0.1 Jitter Tolerance - Receiver: ............................................................................................................... 36
Figure 21. Jitter Tolerance Measurements ..................................................................................................... 36
Figure 22. Input Jitter Tolerance For DS3/STS-1 .......................................................................................... 37
Figure 23. Input Jitter Tolerance for E3 ......................................................................................................... 37
6.0.2 Jitter Transfer - Receiver/Transmitter: ............................................................................................. 38
T
ABLE
11: J
ITTER
A
MPLITUDE
VERSUS
M
ODULATION
F
REQUENCY
(J
ITTER
T
OLERANCE
) ..................................... 38
T
ABLE
12: J
ITTER
T
RANSFER
S
PECIFICATION
/R
EFERENCES
............................................................................... 38
T
ABLE
13: J
ITTER
T
RANSFER
P
ASS
M
ASKS
....................................................................................................... 39
Figure 24. Jitter Transfer Requirements and Jitter Attenuator Performance .................................................. 39
6.1.1 Jitter Generation: ............................................................................................................................... 40
7.0 Serial Host interface: ....................................................................................................................... 40
T
ABLE
14: F
UNCTIONS
OF
SHARED
PINS
............................................................................................................ 40
T
ABLE
15: R
EGISTER
M
AP
AND
B
IT
N
AMES
....................................................................................................... 40
T
ABLE
16: R
EGISTER
M
AP
D
ESCRIPTION
- G
LOBAL
............................................................................................ 41
T
ABLE
17: R
EGISTER
M
AP
AND
B
IT
N
AMES
- C
HANNEL
0 R
EGISTERS
................................................................. 42
T
ABLE
18: R
EGISTER
M
AP
AND
B
IT
N
AMES
- C
HANNEL
1 R
EGISTERS
................................................................. 42
T
ABLE
20: R
EGISTER
M
AP
D
ESCRIPTION
........................................................................................................... 43
8.0 Diagnostic Features: ........................................................................................................................ 47
8.1 PRBS G
ENERATOR
AND
D
ETECTOR
: ................................................................................................................ 47
8.2 LOOPBACKS: ............................................................................................................................................... 48
8.2.1 ANALOG LOOPBACK: ....................................................................................................................... 48
Figure 25. PRBS MODE ................................................................................................................................. 48
8.2.2 DIGITAL LOOPBACK: ........................................................................................................................ 49
Figure 26. Analog Loopback ........................................................................................................................... 49
8.2.3 REMOTE LOOPBACK: ....................................................................................................................... 50
Figure 27. Digital Loopback ............................................................................................................................ 50
8.3 TRANSMIT ALL ONES (TAOS): ................................................................................................................... 51
Figure 28. Remote Loopback ......................................................................................................................... 51
Figure 29. Transmit All Ones (TAOS) ............................................................................................................. 51
APPENDIX ......................................................................................................................... 52
Figure 30. EVALUATION BOARD SCHEMATICS ......................................................................................... 52
Figure 31. Evaluation Board Schematics ....................................................................................................... 53
ORDERING INFORMATION ................................................................................................................ 54
P
ACKAGE
D
IMENSIONS
- 14
X
20
MM
, 100
PIN
PACKAGE
................................................................................ 54
R
EVISIONS
................................................................................................................................................. 55