- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376461 > XRT73L02MIV (EXAR CORP) TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT PDF資料下載
參數(shù)資料
| 型號： | XRT73L02MIV |
| 廠商： | EXAR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT |
| 中文描述： | DATACOM, PCM TRANSCEIVER, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, QFP-100 |
| 文件頁數(shù)： | 6/46頁 |
| 文件大?。?/td> | 391K |
| 代理商： | XRT73L02MIV |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
XRT73L02M
TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.0.0
xr
4
PIN DESCRIPTIONS (
BY FUNCTION
)
TRANSMIT INTERFACE
P
IN
#
S
IGNAL
N
AME
T
YPE
D
ESCRIPTION
81
TxON
I
Transmitter ON Input :
This pin is active only when the corresponding TxON bit is set.
Table below shows the status of the transmitter based on theTxON bit and TxON
pin settings.
N
OTES
:
1. This pin will be active and can control the TTIP and TRING outputs only
when the TxON_n bits in the channel register are set .
2. When Transmitters are turned off the TTIP and TRING outputs are Tri-
stated.
3. This pin is internally pulled up.
78
48
TxCLK_0
TxCLK_1
I
Transmit Clock Input for TPOS and TNEG - Channel 0:
Transmit Clock Input for TPOS and TNEG - Channel 1:
The frequency accuracy of this input clock must be of nominal bit rate ± 20 ppm.
The duty cycle can be 30%-70%.
By default, input data is sampled on the falling edge of TxCLK when input data
is changing on the rising edge of TxCLK..
76
50
TNEG_0
TNEG_1
I
Transmit Negative Data Input - Channel 0:
Transmit Negative Data Input - Channel 1:
In Dual-rail mode, these pins are sampled on the falling or rising edge of
TxCLK_n
N
OTE
:
These input pins are ignored and must be grounded if the Transmitter
Section is configured to accept Single-Rail data from the Terminal Equipment.
77
49
TPOS_0
TPOS_1
I
Transmit Positive Data Input - Channel 0:
Transmit Positive Data Input - Channel 1:
By default sampled on the falling edge of TxCLK
70
56
TTIP_0
TTIP_1
O
Transmit TTIP Output - Channel 0:
Transmit TTIP Output - Channel 1:
These pins along with TRING transmit bipolar signals to the line using a 1:1
transformer.
71
55
TRING_0
TRING_1
O
Transmit Ring Output - Channel 0:
Transmit Ring Output - Channel 1:
These pins along with TTIP transmit bipolar signals to the line using a 1:1 trans-
former.
Bit
0
0
Transmitter Status
OFF
OFF
Pin
0
1
1
1
OFF
ON
0
1
相關PDF資料 |
PDF描述 |
|---|---|
| XRT73L02 | 2 Channel E3/DS3/STS-1 Line Interface Unit(2通道 E3/DS3/STS-1線接口單元) |
| XRT73L03A | 3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73L03AIV | 3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73L03B | 3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73L03BIV | 3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRT73L02MIV-F | 功能描述:外圍驅動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT73L02MIVTR-F | 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT73L03 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL E3/DS3/STS-1 LINE INTERFCE UNIT |
| XRT73L03A | 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73L03AIV | 制造商:Exar Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。