- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1976 > XRT73LC00AIV-F (Exar Corporation)IC LIU STS1/DS3/E3 SGL 44TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT73LC00AIV-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 22/61頁 |
| 文件大小： | 0K |
| 描述： | IC LIU STS1/DS3/E3 SGL 44TQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動(dòng)器/接收器數(shù)： | 1/1 |
| 規(guī)程： | DS3，E3，STS-1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-TQFP（10x10） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
XRT73LC00A
26
REV. 1.0.2
E3/DS3/STS-1 LINE INTERFACE UNIT
B. access the Microprocessor Serial Interface and write a “1” into the TXBIN (TRANSMIT BINary) bit-field in
Command Register 1.
After taking these steps, the Transmit Logic Block accepts Single-Rail data via the TPDATA input pin. The
XRT73LC00A samples this input pin on the falling edge of the TCLK clock signal and encodes it into the
appropriate bipolar line signal across the TTIP and TRING output pins.
NOTES:
1.
In this mode the Transmit Logic Block ignores the TNDATA input pin.
2.
If the Transmit Section of the XRT73LC00A is configured to accept Single-Rail data from the Terminal Equipment,
the B3ZS/HDB3 Encoder must be enabled.
Figure 13 illustrates the behavior of the TPDATA and TCLK signals when the Transmit Logic Block has been
configured to accept Single-Rail data from the Terminal Equipment.
2.2
The Transmit Clock Duty Cycle Adjust Circuitry
The on-chip Pulse-Shaping circuitry in the Transmit Section of the XRT73LC00A has the responsibility for
generating pulses of the shape and width to comply with the applicable pulse template requirement. The
widths of these output pulses are defined by the width of the half-period pulses in the TCLK signal.
Allowing the widths of the pulses in the TCLK clock signal to vary significantly could jeopardize the chip’s ability
to generate Transmit Output pulses of the appropriate width, thereby failing the applicable Pulse Template
Requirement Specification. The chips ability to generate compliant pulses could depend upon the duty cycle of
the clock signal applied to the TCLK input pin.
In order to combat this phenomenon, the Transmit Clock Duty Cycle Adjust circuit was designed into the
XRT73LC00A. The Transmit Clock Duty Cycle Adjust Circuitry is a PLL that was designed to accept clock
pulses via the TCLK input pin at duty cycles ranging from 30% to 70% and to regenerate these signals with a
50% duty cycle.
The XRT73LC00A Transmit Clock Duty Cycle Adjust circuit alleviates the need to supply a signal with a 50%
duty cycle to the TCLK input pin.
2.3
The HDB3/B3ZS Encoder Block
The purpose of the HDB3/B3ZS Encoder Block is to aid in the Clock Recovery process at the Remote Terminal
Equipment by ensuring an upper limit on the number of consecutive zeros that can exist in the line signal.
2.3.1
B3ZS Encoding
If the XRT73LC00A is configured to operate in the DS3 or SONET STS-1 Modes, then the HDB3/B3ZS
Encoder block operates in the B3ZS Mode. When the Encoder is operating in this mode, it parses through and
COMMAND REGISTER CR1 (ADDRESS = 0X01)
D4
D3
D2
D1
D0
TXOFF
TAOS
TXCLKINV
TXLEV
TXBIN
X
1
FIGURE 13. THE BEHAVIOR OF THE TPDATA AND TCLK INPUT SIGNALS WHILE THE TRANSMIT LOGIC BLOCK IS
ACCEPTING SINGLE-RAIL DATA FROM THE TERMINAL EQUIPMENT
TCLK
TPDATA
Data
1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT73LC03AIV-F | IC LIU E3/DS3/STS-1 3CH 120LQFP |
| XRT73LC04AIV-F | IC LIU E3/DS3/STS-1 4CH 144LQFP |
| XRT73R06IB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT73R12IB-L | IC LIU E3/DS3/STS-1 12CH 420TBGA |
| XRT75L00DIV-F | IC LIU E3/DS3/STS-1 SGL 52TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT73LC00AIVTR | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT73LC00AIVTR-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT73LC00IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A | 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A_08 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。