參數(shù)資料
型號(hào)： XRT73LC03AIV
廠商： EXAR CORP
元件分類： 數(shù)字傳輸電路
英文描述： 3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
中文描述： DATACOM, PCM TRANSCEIVER, PQFP120
封裝： 14 X 20 MM, LQFP-120
文件頁(yè)數(shù)： 35/61頁(yè)
文件大?。?/td> 720K
代理商： XRT73LC03AIV
XRT73LC03A
3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
REV. 1.0.1
33
Set the TxLEV_(n) bit-field to "1" as illustrated below.
2.4.3
Line Build-Out Circuit
The TxLEV_(n) input pins or bit-fields should be set
based upon the overall cable length between the
Transmitting Terminal and the Digital Cross Connect
system where the pulse template measurements are
made.
If the cable length between the Transmitting Ter-
minal and the DSX-3 or STSX-1 is less than 225
feet, enable the Transmit Line Build-Out circuit by
setting the TxLEV_(n) input pin or bit-field to "0".
N
OTE
:
In this case, the configured channel outputs shaped
(e.g., not square-wave) pulses onto the line via its TTIP_(n)
and TRing_(n) output pins. The shape of this output pulse
is such that it complies with the pulse template require-
ments even when subjected to cable loss ranging from 0 to
225 feet.
If the cable length between the Transmitting Ter-
minal and the DSX-3 or STSX-1 is greater than 225
feet, disable the Transmit Line Build-Out circuit
by setting the TxLEV_(n) input pin or bit-field to
"1".
N
OTE
:
In this case, the configured channel outputs partially
shaped pulses onto the line via the TTIP_(n) and TRing_(n)
Design Guideline for Setting the Transmit
output pins. The cable loss that these pulses experience
over long cable lengths (e.g., greater than 225 feet) cause
these pulses to be properly shaped and comply with the
appropriate pulse template requirement.
2.4.4
The Transmit Line Build-Out Circuit and
E3 Applications
The ITU-T G.703 Pulse Template Requirements for
E3 states that the E3 transmit output pulse should be
measured at the Secondary Side of the Transmit Out-
put Transformer for Pulse Template compliance. In
other words, there is no Digital Cross Connect Sys-
tem pulse template requirement for E3. Consequent-
ly, the Transmit Line Build-Out circuit within a given
Channel is disabled whenever that channel has been
configured to operate in the E3 Mode.
2.5
I
NTERFACING
THE
T
RANSMIT
S
ECTIONS
OF
THE
XRT73LC03A
TO
THE
L
INE
The E3, DS3 and SONET STS-1 specification docu-
ments all state that line signals transmitted over coax-
ial cable are to be terminated with 75 Ohm resistor.
Interface the Transmit Section of the XRT73LC03A in
the manner illustrated in Figure 21.
COMMAND REGISTER, CR1-(n)
D4
D3
D2
D1
D0
TxOFF_(n)
TAOS_(n)
TxClkINV_(n)
TxLEV_(n)
TxBIN_(n)
0
X
X
1
X
F
IGURE
21. R
ECOMMENDED
S
CHEMATIC
FOR
I
NTERFACING
THE
T
RANSMIT
S
ECTION
OF
THE
XRT73LC03A
TO
THE
L
INE
R1
31.6
R2
31.6
Channel (n)
TxPOS_(n)
TxNEG_(n)
TxLineClk_(n)
TTIP_(n)
TRing_(n)
TPData_(n)
TNData_(n)
TxClk_(n)
Only One Channel Shown
1:1
J1
BNC
相關(guān)PDF資料
PDF描述
XRT73LC04A 4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73LC04AIV 4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73R06 SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73R06IB SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73R12 TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT73LC03AIVF 制造商:Exar Corporation 功能描述:Line Interface Unit 51.84Mbps DS3/E3/STS-1 Serial 120-Pin LQFP
XRT73LC03AIV-F 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3-Ch DS3, E3, STS-1 RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT73LC04A 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73LC04A_08 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73LC04AES 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*