參數(shù)資料
型號： XRT75VL00DIV
廠商： Exar Corporation
文件頁數(shù)： 45/92頁
文件大?。?/td> 0K
描述： IC LIU E3/DS3/STS-1 1CH 52TQFP
標準包裝： 96
類型： 線路接口裝置（LIU）
驅動器/接收器數(shù)： 1/1
規(guī)程： DS3，E3，STS-1
電源電壓： 3.135 V ~ 3.465 V
安裝類型： 表面貼裝
封裝/外殼： 52-LQFP
供應商設備封裝： 52-TQFP（10x10）
包裝： 托盤
XRT75VL00D
2
REV. 1.0.4
E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
4.3.2 Interfacing to the line: ....................................................................................................................... 26
4.4 TRANSMIT DRIVE MONITOR: ............................................................................................................................. 26
Figure 16. Transmit Driver Monitor set-up. ..................................................................................................... 26
4.5 TRANSMITTER SECTION ON/OFF: ...................................................................................................................... 27
5.0 The Receiver Section: ...................................................................................................................... 27
5.1 AGC/EQUALIZER: ............................................................................................................................................ 27
5.1.1 Interference Tolerance: ..................................................................................................................... 27
Figure 17. Interference Margin Test Set up for DS3/STS-1 ........................................................................... 28
Figure 18. Interference Margin Test Set up for E3. ........................................................................................ 28
TABLE 9: INTERFERENCE MARGIN TEST RESULTS .............................................................................................. 29
5.2 CLOCK AND DATA RECOVERY: ......................................................................................................................... 29
5.3 B3ZS/HDB3 DECODER: .................................................................................................................................. 29
5.4 LOS (LOSS OF SIGNAL) DETECTOR: ................................................................................................................ 29
5.4.1 DS3/STS-1 LOS Condition: ................................................................................................................ 29
TABLE 10: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF
REQEN (DS3 AND STS-1 APPLICATIONS) ......................................................................................... 30
DISABLING ALOS/DLOS DETECTOR: ......................................................................................................... 30
5.4.2 E3 LOS Condition: ............................................................................................................................. 30
Figure 19. Loss Of Signal Definition for E3 as per ITU-T G.775 .................................................................... 30
Figure 20. Loss of Signal Definition for E3 as per ITU-T G.775. .................................................................... 31
5.4.3 Muting the Recovered Data with LOS condition: ............................................................................ 31
6.0 Jitter: ................................................................................................................................................. 32
6.1 JITTER TOLERANCE - RECEIVER: ...................................................................................................................... 32
Figure 21. Jitter Tolerance Measurements ..................................................................................................... 32
6.1.1 DS3/STS-1 Jitter Tolerance Requirements: ..................................................................................... 32
Figure 22. Input Jitter Tolerance For DS3/STS-1 .......................................................................................... 33
6.1.2 E3 Jitter Tolerance Requirements: ................................................................................................... 33
Figure 23. Input Jitter Tolerance for E3 ......................................................................................................... 33
TABLE 11: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE) ..................................... 34
6.2 JITTER TRANSFER - RECEIVER/TRANSMITTER: .................................................................................................. 34
TABLE 12: JITTER TRANSFER SPECIFICATIONS ................................................................................................... 34
6.3 JITTER GENERATION: ....................................................................................................................................... 34
6.4 JITTER ATTENUATOR: ...................................................................................................................................... 34
TABLE 13: JITTER TRANSFER PASS MASKS ....................................................................................................... 35
Figure 24. Jitter Transfer Requirements and Jitter Attenuator Performance .................................................. 35
7.0 Serial Host interface: ....................................................................................................................... 35
TABLE 14: FUNCTIONS OF SHARED PINS ............................................................................................................ 36
TABLE 15: REGISTER MAP AND BIT NAMES ....................................................................................................... 36
TABLE 16: REGISTER MAP DESCRIPTION ........................................................................................................... 37
TABLE 17: REGISTER MAP DESCRIPTION - GLOBAL ............................................................................................ 41
8.0 Diagnostic Features: ........................................................................................................................ 43
8.1 PRBS GENERATOR AND DETECTOR: ................................................................................................................ 43
Figure 25. PRBS MODE ................................................................................................................................. 43
8.2 LOOPBACKS: ............................................................................................................................................... 43
8.2.1 ANALOG LOOPBACK: ....................................................................................................................... 43
Figure 26. Analog Loopback ........................................................................................................................... 44
8.2.2 DIGITAL LOOPBACK: ........................................................................................................................ 44
Figure 27. Digital Loopback ............................................................................................................................ 45
8.2.3 REMOTE LOOPBACK: ....................................................................................................................... 45
Figure 28. Remote Loopback ......................................................................................................................... 45
8.3 TRANSMIT ALL ONES (TAOS): ................................................................................................................... 45
Figure 29. Transmit All Ones (TAOS) ............................................................................................................. 46
9.0 THE SONET/SDH DE-SYNC FUNCTION within THE liu ................................................................ 47
9.1 BACKGROUND AND DETAILED INFORMATION - SONET DE-SYNC APPLICATIONS .......................... 47
Figure 30. A Simple Illustration of a DS3 signal being mapped into and transported over the SONET Network
48
9.2 MAPPING/DE-MAPPING JITTER/WANDER ................................................................................................ 49
相關PDF資料
PDF描述
XRT75VL00IV-F IC LIU E3/DS3/STS-1 1CH 52TQFP
XRT79L71IB-F IC LIU/FRAMER DS3/E3 1CH 208BGA
XRT81L27IV-F IC LIU EI 7CH 3.3V 128TQFP
XRT82D20IW-F IC LIU E1 SGL 28SOJ
XRT82L24AIV-F IC LIU E1 QAUD 100TQFP
相關代理商/技術參數(shù)
參數(shù)描述
XRT75VL00DIV-F 功能描述:時鐘合成器/抖動清除器 3.3V 1 CH E3/DS3/STS W/SONET DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75VL00DIVTR 功能描述:時鐘合成器/抖動清除器 3.3V 1 CH E3/DS3/STS W/SONET DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75VL00DIVTR-F 功能描述:時鐘合成器/抖動清除器 3.3V 1 CH E3/DS3/STS W/SONET DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75VL00ES 功能描述:時鐘合成器/抖動清除器 1CHT3/E3/STS1LIU+A 3.3V VOLTAGE DRIVE RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75VL00IV 功能描述:外圍驅動器與原件 - PCI 3.3V 1 CH E3/DS3/STS W/JITTER ATTEN RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*