- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373760 > Z5380 (ZiLOG, Inc.) Small Computer System Interface(小型計(jì)算機(jī)系統(tǒng)接口(SCSI)控制器) PDF資料下載
參數(shù)資料
| 型號： | Z5380 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | Small Computer System Interface(小型計(jì)算機(jī)系統(tǒng)接口(SCSI)控制器) |
| 中文描述： | 小型計(jì)算機(jī)系統(tǒng)接口（小型計(jì)算機(jī)系統(tǒng)接口（的SCSI）控制器） |
| 文件頁數(shù)： | 13/37頁 |
| 文件大?。?/td> | 409K |
| 代理商： | Z5380 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
13
Z5380 SCSI
Z
ILOG
PS97SCC0100
Figure 21. Current SCSI Bus Status Register
Bus Phase Mismatch Interrupt
The SCSI phase lines are comprised of the signals I//O,
C//D, and /MSG. These signals are compared with the
corresponding bits in the Target Command Register: As-
sert I//O (bit 0), Assert C//D (bit 1), and Assert /MSG (bit 2).
The comparison occurs continually and is reflected in the
Phase Match bit (bit 3) of the Bus and Status Register. If the
DMA Mode bit (Mode Register, bit 1) is active and a phase
mismatch occurs when /REQ transitions from False to
True, an interrupt (IRQ) is generated.
A phase mismatch prevents the recognition of /REQ and
removes the chip from the bus during an Initiator send
operation (/DB7-/DB0 and /DBP will not be driven even
through the Assert Data Bus bit (Initiator Command Reg-
ister, bit 0) is active). This may be disabled by resetting the
DMA Mode bit (Note: It is possible for this interrupt to occur
when connected as a Target if another device is driving the
phase lines to a different state).
The proper values for the Bus and Status Register and the
Current SCSI Bus Status Register are displayed in Figures
22 and 23, respectively.
Figure 22. Bus and Status Register
Figure 23. Current SCSI Bus Status Register
Loss of BSY Interrupt
If the Monitor Busy bit (bit 2) in the Mode Register is active,
an interrupt is generated if the BSY signal goes False for at
least a bus-settle delay. This interrupt is disabled by
resetting the Monitor Busy bit. Register values are dis-
played in Figures 24 and 25.
D7
D0
/DBP
/SEL
I//O
C//D
/MSG
/REQ
/BSY
/RST
0
1
1
X
X
X
0
X
D7
D0
/ACK
/ATN
Busy Error
Phase Match
Interrupt Request Active
Parity Error
DMA Request
End of DMA
0
0
0
1
0
0
X
0
D7
D0
/DBP
/SEL
I//O
C//D
/MSG
/REQ
/BSY
/RST
0
1
X
X
X
X
0
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z53C80 | SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z53C8003PSC | SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z53C8003VSC | SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z53C80SCSI | SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z54122 | RETRIGGERABLE MONOSTABLE MULTIVIBRATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z538001PEC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z538001PSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z538001VEC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z538001VSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z5380P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。