- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372962 > Z8613112PSC (ZILOG INC) Ceramic Multilayer Capacitor; Capacitor Type:General Purpose; Capacitance:0.1uF; Capacitance Tolerance: 10%; Voltage Rating:100VDC; Capacitor Dielectric Material:Multilayer Ceramic; Termination:Axial Leaded RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | Z8613112PSC |
| 廠商： | ZILOG INC |
| 元件分類： | 消費家電 |
| 英文描述： | Ceramic Multilayer Capacitor; Capacitor Type:General Purpose; Capacitance:0.1uF; Capacitance Tolerance: 10%; Voltage Rating:100VDC; Capacitor Dielectric Material:Multilayer Ceramic; Termination:Axial Leaded RoHS Compliant: Yes |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDIP18 |
| 封裝： | PLASTIC, DIP-18 |
| 文件頁數(shù)： | 29/50頁 |
| 文件大?。?/td> | 927K |
| 代理商： | Z8613112PSC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
Z86129/130/131
NTSC Line 21 Decoder
P R E L I M I N A R Y
DS96TEL0200
29
1
D
6
-ODRP.
Selects Drop Shadow or Full Box in the OSD
and XDS display modes: High = DROP SHADOW and
Low = BOX. The default is High.
D
7
-O15.
Selects the number of TV lines per character row
in the OSD and XDS display modes: High = 15 lines/row
and Low = 13 lines/row. The default is High.
H Position Register Address = 02h
D
0
-D
5
-h
0
-h
5
.
Used to set the Horizontal Timing of the
display. The default value in this register is 26h. Each
count change represents an incremental timing change of
330 ns. Decreasing the value of this field moves the
display to the RIGHT. Conversely, increasing the value of
this field moves the display to the LEFT.
D
6
-HPO.
Set the polarity to be used for locking to the HIN
signal when in the EXT HLK mode: Low = Rising Edge,
High = Falling Edge. The default is Low.
D
7
-BLUBX.
Designates color of BOX: High = Blue Box and
Low = Black Box. The default is Low.
Text Position Register Address = 03h
D
0
-D
3
-x
0
-x
3
.
Sets the Number Of Rows in the TEXT
display. The default is 15 rows.
D
4
-D
7
-y
0
-y
3
.
Sets the Base Row of the TEXT display.
The default value in this register is set to FFh, which
produces a 15-row display with base row 15. Entering a
new value in this register can alter the size and placement
of the TEXT display. For example, to produce an 8 row
TEXT display with a base row of 12, this register should be
set to C8h. If the value of the x and y bits result in a display
where TEXT rows are off the top of the screen, then the
first row of the TEXT display will start in row 1 and have the
number of rows determined by the x value.
Line 21 Activity Register Address = 04h
D
0
-SCH.
Indicates data being processed in the Data
Channel selected for display. Will become inactive if no
data is received for the selected channel within the
previous 16 seconds: High = Active, Low = Inactive. The
reset state is Low.
D
1
-XDS.
Indicates XDS data is being processed. Will
become inactive if no XDS data is received within the
previous 16 seconds: High = Active, Low = Inactive. The
reset state is Low.
D
2
-D
7
.
Reserved.
XDS Filter Register Address = 05h
D
0
-CURR.
Selects Current Class packets for output
through the Serial Control port when XDS recovery has
been enabled.
D
1
-FUTR.
Selects Future Class packets for output through
the Serial Control port when XDS recovery has been
enabled.
D
2
-CHAN.
Selects Channel Information Class packets for
output through the Serial Control port when XDS recovery
has been enabled.
D
3
-MISC.
Selects Miscellaneous Class packets for output
through the Serial Control port when XDS recovery has
been enabled.
D
4
-PUBL.
Selects Public Service Class packets for output
through the Serial Control port when XDS recovery has
been enabled.
Figure 21. H Position Register (Address = 02h)
Figure 22. Text Position Register (Address = 03h)
Bit
h
3
R/W
h
2
R/W
R/W
R/W
h
1
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
h
0
BLUBX HPO
h
5
R/W
h
4
R/W
R/W
R/W
Bit
x
3
x
2
R/W
R/W
R/W
x
1
x
0
R/W
y
3
y
2
y
1
y
0
R/W
R/W
R/W
R/W
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
Figure 23. Line 21 Activity Register (Address = 04h)
Figure 24. XDS Filter Register (Address = 05h)
Bit
SCH
R
XDS
R
res
res
res
res
res
res
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
Bit
R/W
R/W
R/W
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
R/W
R/W
R/W
R/W
R/W
MISC CHAN
FUTR CURR
s
2
s
1
s
0
PUBL
相關PDF資料 |
PDF描述 |
|---|---|
| Z8613112SSC | CAP 0.056UF 100V 10% X7R AXIAL TR-14 |
| Z86160 | SET-TOP CONTROLLER |
| Z86193 | CMOS Z8 MICROCONTROLLER MULTIPLIER/DIVIDER/SEARCH/MERGE |
| Z86217 | CMOS Z8 8-BIT MICROCONTROLLERS (POINTING DEVICE/TRACKBALL) |
| Z86C17 | CMOS Z8 8-BIT MICROCONTROLLERS (POINTING DEVICE/TRACKBALL) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| Z8613112PSG | 功能描述:編碼器、解碼器、復用器和解復用器 AUTO TIME SET RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| Z8613112SSC | 功能描述:編碼器、解碼器、復用器和解復用器 AUTO TIME SET RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| Z8613112SSC00TR | 功能描述:IC AUTO TIME SET 18SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| Z8613112SSG | 功能描述:編碼器、解碼器、復用器和解復用器 AUTO TIME SET RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| Z8614 | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:KEYBOARD CONTROLLER (KBC⑩) NMOS Z8 8-BIT MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復。