
30
Z86C61/62/96
Z8
M
ICROCONTROLLER
AC CHARACTERISTICS
External I/O or Memory Read and Write Timing
Z86C61/62/96 (16 MHz)
T
= 0
°
C
to +70
°
C
16 MHz
Min
T
= –40
°
C
to +105
°
C
16 MHz
Min
No
Symbol
Parameter
Max
Max
Units
Notes
1
2
3
4
5
TdA(AS)
TdAS(A)
TdAS(DR)
TwAS
TdAZ(DS)
Address Valid to /AS rise Delay
/AS rise to Address Float Delay
/AS rise to Read Data Req’d Valid
/AS Low Width
Address Float to /DS fall
25
35
25
35
ns
ns
ns
ns
ns
[2,3]
[2,3]
[1,2,3]
[2,3]
150
150
40
0
40
0
6
7
8
9
10
TwDSR
TwDSW
TdDSR(DR)
ThDR(DS)
TdDS(A)
/DS (Read) Low Width
/DS (Write) Low Width
/DS fall to Read Data Req’d Valid
Read Data to /DS rise Hold Time
/DS rise to Address Active Delay
135
135
ns
ns
ns
ns
ns
[1,2,3]
[1,2,3]
[1,2,3]
[2,3]
[2,3]
80
75
0
50
80
75
0
50
11
12
13
14
15
TdDS(AS)
TdR/W(AS)
TdDS(R/W)
TdDW(DSW)
TdDS(DW)
/DS rise to /AS fall Delay
R//W Valid to /AS rise Delay
/DS rise to R//W Not Valid
Write Data Valid to /DS fall (Write) Delay
/DS rise to Write Data Not Valid Delay
35
25
35
25
35
35
25
35
25
35
ns
ns
ns
ns
ns
[2,3]
[2,3]
[2,3]
[2,3]
[2,3]
16
17
18
TdA(DR)
TdAS(DS)
TdDM(AS)
Address Valid to Read Data Req’d Valid
/AS rise to /DS fall Delay
/DM Valid to /AS rise Delay
210
210
ns
ns
ns
[1,2,3]
[2,3]
[2,3]
45
25
45
25
Notes:
[1] When using extended memory timing add 2 TpC.
[2] Timing numbers given are for minimum TpC.
[3] See clock cycle dependent characteristics table.
Standard Test Load
All timing references use 2.0 V for a logic 1 and 0.8 V for a logic 0.
Clock Dependent Formulas
Number
Symbol
Equation
1
2
3
4
TdA(AS)
TdAS(A)
TdAS(DR)
TwAS
0.40 TpC + 0.32
0.59 TpC – 3.25
2.83 TpC + 6.14
0.66 TpC – 1.65
6
7
8
10
TwDSR
TwDSW
TdDSR(DR)
TdDS(A)
2.33 TpC – 10.56
1.27 TpC + 1.67
1.97 TpC – 42.5
0.8 TpC
11
12
13
14
TdDS(AS)
TdR/W(AS)
TdDS(R/W)
TdDW(DSW)
0.59 TpC – 3.14
0.4 TpC
0.8 TpC – 15
0.4 TpC
15
16
17
18
TdDS(DW)
TdA(DR)
TdAS(DS)
TdDM(AS)
0.88 TpC – 19
4 TpC – 20
0.91 TpC – 10.7
0.9 TpC – 26.3