- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373785 > ZL50015QCC1 (ZARLINK SEMICONDUCTOR INC) Enhanced 1 K Digital Switch with Stratum 4E DPLL PDF資料下載
參數(shù)資料
| 型號： | ZL50015QCC1 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 路由/交換 |
| 英文描述： | Enhanced 1 K Digital Switch with Stratum 4E DPLL |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PQFP256 |
| 封裝： | 28 X 28 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BJC, LQFP-256 |
| 文件頁數(shù)： | 37/122頁 |
| 文件大?。?/td> | 926K |
| 代理商： | ZL50015QCC1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
ZL50015
Data Sheet
37
Zarlink Semiconductor Inc.
and FPi. Therefore, in Divided Slave mode, the output clock rates cannot exceed the CKi rate (the output data rates
are also limited as per Table 1, but in Multiplied Slave mode, all specified output clock rates and data rates are
available on CKo0-3 and STio0-15. The input data rate cannot exceed the CKi rate in either Slave modes, because
input data are always sampled directly by CKi.
By default, CKo4, CKo5 and FPo5 are not available in Slave mode, as the embedded DPLL is disabled. However,
the DPLL can be activated even in Slave mode by programming the SLV DPLLEN bit in the Control Register. When
the DPLL is enabled in Slave mode, CKo4, CKo5 and FPo5 are generated from the DPLL synchronized to one of
the REF0-3 inputs, while the other clocks, frame pulses, and input/output data are synchronized to CKi/FPi. It
basically creates two separate timing domains - one for the DPLL, and one for data switch logic. The two can be
totally asynchronous to each other. In this case the DPLL will be fully functional, including its capability of reference
monitoring.
Note that an external oscillator is required whenever the DPLL is used.
Table 7, “ZL50015 Operating Modes” on page 37 summarizes the different modes of operation available within the
ZL50015. Each Major mode has various associated Minor modes that are determined by setting the relevant Input
Control pins and Control Register bits (Table 17, “Control Register (CR) Bits” on page 53) indicated in the table.
11.1 Master Mode Operation
When the device is in Master mode, the DPLL is phase-locked to the one of four DPLL reference signals, REF0 to
REF3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or
19.44 MHz signal. The on-chip DPLL also offers reference switching and monitoring, jitter attenuation, freerun and
holdover functions. In this mode, STio0 - 15 are driven by a clock generated by the DPLL, which also provides all
the output clocks (CKo0 - 5) and frame pulses (FPo0 - 3 and FPo_OFF0 - 2). One of the output clocks and frame
pulses should be looped back to CKi/FPi as reference for the input data, either by internal loopback (by setting the
CKi_LP bit high in the Control Register) or through some external loopback paths. If external loopback is used, it is
recommended that CKo2 (16.384MHz) and FPo2 (61ns pulse) are used so that all input data rates are available.
Device
Input Pins
CR Register
Output Clock Pins
Data Pins
Operating Mode
Control
Signal
Bits
Reference Lock
Enabled
Clock Source
Major
Minor
OSC_EN
MODE_4M
[1:0]
OSCi
CKi
OPM
[1:0]
SLV_DPLLEN
CKi_LP
CKo0-3
CKo4-5
CKo0-3
CKo4-5
STi
STo
Master
CKi
1
00
20 MHz 4/8/16 M
00
X
0
Freerun, Holdover
or REF0-3
Yes
Yes
CKi*
Cko2
(DPLL)
Loopback
X
1
Cko2
Divided
Slave
4 M
1
11
20 MHz
4 M
01
1
X
CKi
REF0-3
Yes
CKi
CKo0-3
(CKi)
8/16 M
00
8/16 M
4 M
0
11
X
4 M
X0
0
X
No
8/16 M
00
8/16 M
Multiplied
Slave
4 M
1
11
20 MHz
4 M
11
1
CKi MULT REF0-3
Yes
CKo0-3
(CKi MULT)
8/16 M
00
8/16 M
4 M
0
11
X
4 M
X1
0
X
No
8/16 M
00
8/16 M
Legend:
X - Don’t care or not applicable.
Reference Lock - Refers to what signal the output pins are locked to:
REF0-3 = Normal Mode
Cki = Bypass. Cki is passed directly through to CKo0-3.
Cki MULT = Cki is passed through clock multiplier to CKo0-3.
* CKi must be phase aligned (edge synchronous) to CKo0-3.
Clock Source - Refers to which clock samples STi and which clock outputs STo; STi applies when STi or STio is input; STo applies when STio is output.
Table 7 - ZL50015 Operating Modes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL50018 | 2 K Digital Switch with Enhanced Stratum 3 DPLL |
| ZL50018GAC | 2 K Digital Switch with Enhanced Stratum 3 DPLL |
| ZL50018QCC | 2 K Digital Switch with Enhanced Stratum 3 DPLL |
| ZL50019 | Enhanced 2 K Digital Switch with Stratum 4E DPLL |
| ZL50019GAC | Enhanced 2 K Digital Switch with Stratum 4E DPLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL50015QCG1 | 制造商:Microsemi Corporation 功能描述: 制造商:Microsemi Corporation 功能描述:PB FREE 1K+RATE CONVERSION AND S4E DPLL 制造商:Microsemi Corporation 功能描述:PB FREE 1K+RATE CONVERSION AND S4E DPLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 1K-CH ENH 256LQFP 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 1K-CH ENH 256LQFP |
| ZL50016 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Enhanced 1 K Digital Switch |
| ZL50016_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Enhanced 1 K Digital Switch |
| ZL50016GAC | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 1K X 1K 1.8V/3.3V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 1K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 1K-CH ENH 256PBGA |
| ZL50016GAG2 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 1K X 1K 1.8V/3.3V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 1K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 1K-CH ENH 256PBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。