Major Revised Points
(1/2)
Page
Revisions
Throughout μPD78064Y subseries has been added for target devices.
p.8
Section 1.5 "78K/0 Series Expansion" has been modified.
p.36
Table 3-1. "Pin Input/Output Circuit Types" has beem modified.
Recommended connections of the following unused pins
P07/XT1, P110 to P117, V
PP
Input/output circuit type of the following pins
P110 to P117
p.108
PM2 given in Figure 6-17. "Port Mode Register Format" has been modified.
p.117
A caution given in Figure 7-4. "Oscillation Mode Selection Register Format" has been modified
and added.
p.118
A caution given in Figure 7-6. "External Circuit of Main System Clock Oscillator" has been
modified.
p.121
Section 7.4.4 "When no subsystem clocks are used" has been modified.
Connection of XT1 pin: Connect to V
SS
-> Connect to V
DD
.
p.197
Figure 10-1. "Watch Timer Block Diagram" has been modified.
p.223
Figure 14-2. "A/D Converter Mode Register Format" has been modified.
p.233
Section 14.5(7) "AV
DD
pin" has been modified and Figure 14-12. "Handling of AV
DD
Pin" has
been added.
p.244
Figure 15-4. "Serial Operating Mode Register 0 Format" has been modified.
p.261
Figure 15-18. "Acknowledge Signal" has been modified.
p.267
Figure 15-21. "RELD and CMDD Operations (Slave)" has been modified.
p.284
Section 15.4.4(c) "Interrupt timing specify register (SINT)" has been modified.
p.287
Figure 15-34. "SCK0/P27 Pin Configuration" has been modified.
p.339
Figure 17-1. "Serial Interface Channel 2 Block Diagram" has been modified.
p.348
Range of baud rate transmit/receive clock generated by main systm clock has been changed.
75 bps to 38400 bps -> 75 bps to 76800 bps
p.429
Table 20-1. "HALT Mode Operating Status" has been modified.
Description of HALT mode operating status has been separated to those during main
system clock execution and during sub-system clock execution.
p.432
Cautions given in Section 20.2.2(1) "STOP Mode Set and Operating Status" have been modified.
p.432
Table 20-3. "STOP Mode Operating Status" has been modified.
Description of STOP mode operating status has been separated to those during main
system clock execution and during sub-system clock execution.