參數(shù)資料
型號(hào): 0W344-004-XTP
廠商: ON Semiconductor
文件頁(yè)數(shù): 17/43頁(yè)
文件大?。?/td> 0K
描述: DSP BELASIGNA 200 AUDIO 52-NQFN
產(chǎn)品變化通告: BelaSigna 200 QFN Obsolescence 09/Dec/2009
標(biāo)準(zhǔn)包裝: 500
系列: BelaSigna® 200
類型: 音頻處理器
應(yīng)用: 便攜式設(shè)備
安裝類型: 表面貼裝
封裝/外殼: 52-TFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 52-NQFP(8x8)
包裝: 帶卷 (TR)
BelaSigna 200
8.0 Description of Analog Blocks
8.1 Input Stage
The analog audio input stage is comprised of two individual channels. For each channel, one of two possible inputs is routed to the
input of the programmable preamplifier that can be configured for bypass or gain values of 12 to 30dB (3-dB steps).
The analog signal is filtered to remove frequencies above 10kHz before it is passed into the high-fidelity 16-bit oversampling
ΣΔ A/D
converter. Subsequently, any necessary sample rate decimation is performed to downsample the signal to the desired sampling rate.
During decimation the level of the signal can be adjusted digitally for optimal gain matching between the two input channels. Any
undesired DC component can be removed by a configurable DC-removal filter that is part of the decimation circuitry. The DC removal
filter can be bypassed or configured for cut-off frequencies at 5, 10 and 20Hz.
A built-in feature allows a sampling delay to be configured between channel zero and channel one. This is useful in beam-forming
applications.
For power consumption savings either of the input channels can be disabled via software.
Figure 12: Input Stage
8.2 Output Stage
The analog audio output stage is composed of two individual channels. The first part of the output stage interpolates the signal for
highly oversampled D/A conversion and automatically configures itself for the desired oversampling rate. Here, the signal is routed to
both the
ΣΔ D/A converter and the direct digital outputs. The D/A converter translates the signal into a high-fidelity analog signal and
passes it into a reconstruction filter to smooth out the effects of sampling. The reconstruction filter has a fixed cut-off frequency at
10kHz.
From the reconstruction filter, the signal passes through the programmable output attenuator, which can adjust the signal for various
line-level outputs or mute the signal altogether. The attenuator can be bypassed or configured to a value in the interval -12 to -30dB (3-
dB steps).
The direct digital output provides a bridge driven by a pulse-density modulated output that can be used to directly drive an output
transducer without the need for an external power amplifier.
Rev. 16 | Page 24 of 43 | www.onsemi.com
相關(guān)PDF資料
PDF描述
0W888-002-XTP DSP BELASIGNA 250 AUDIO 64LFBGA
3336-52 IC PLL INTEGER-N 3GHZ 48-QFN
5P49EE602NLGI IC CLOCK GENERATOR 24QFN
5P49EE801NDGI IC CLOCK GENERATOR 28QFN
74ABT16240ADGG,518 IC INVERTER QUAD 4-INPUT 48TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
0W344-005-XTP 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC BELASIGNA 200 QFN 1000RL RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
0W588-002-XUA 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC BELASIGNA 200 WLCSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
0W589-005-XDS 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC AUDIO AD/DA RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:
0W589-007-XDS 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC AUDIO AD/DA RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:
0W598001EVK 制造商:ON Semiconductor 功能描述:B250 EDK SGL PURCH - Bulk