- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368696 > 1048C (Lattice Semiconductor Corporation) Shielded Paired Cable; Number of Conductors:10; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyethylene; Number of Pairs:5; Leaded Process Compatible:Yes; Drop Ship:Yes RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號(hào)： | 1048C |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | Shielded Paired Cable; Number of Conductors:10; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyethylene; Number of Pairs:5; Leaded Process Compatible:Yes; Drop Ship:Yes RoHS Compliant: Yes |
| 中文描述： | 在系統(tǒng)可編程高密度可編程邏輯器件 |
| 文件頁(yè)數(shù)： | 6/12頁(yè) |
| 文件大小： | 185K |
| 代理商： | 1048C |
Specifications
ispLSI 1048C/883
6
Internal Timing Parameters
1
4.3
5.5
–
–
4.6
5.1
7.4
6.2
6.7
8.0
10.5
22.7
5.5
6.7
7.5
8.9
1.2
–
–
2.3
2.8
11.1
9.6
8.2
3.4
1.4
–
–
9.1
0.3
–
–
–
–
–
–
–
–
–
–
–
–
–
3.9
7.3
–
–
–
–
3.4
–
–
t
iobp
t
iolat
t
iosu
t
ioh
t
ioco
t
ior
t
din
GRP
t
grp1
t
grp4
t
grp8
t
grp16
t
grp48
GLB
t
4ptbp
t
1ptxor
t
20ptxor
t
xoradj
t
gbp
t
gsu
t
gh
t
gco
t
gro
t
ptre
t
ptoe
t
ptck
ORP
t
orp
t
orpbp
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MIN. MAX.
DESCRIPTION
PARAMETER
UNITS
-50
#
2
Inputs
I/O Register Bypass
I/O Latch Delay
I/O Register Setup Time before Clock
I/O Register Hold Time after Clock
I/O Register Clock to Out Delay
I/O Register Reset to Out Delay
Dedicated Input Delay
GRP Delay, 1 GLB Load
GRP Delay, 4 GLB Loads
GRP Delay, 8 GLB Loads
GRP Delay, 16 GLB Loads
GRP Delay, 48 GLB Loads
4 Product Term Bypass Path Delay
1 Product Term/XOR Path Delay
20 Product Term/XOR Path Delay
XOR Adjacent Path Delay
3
GLB Register Bypass Delay
GLB Register Setup Time before Clock
GLB Register Hold Time after Clock
GLB Register Clock to Output Delay
GLB Register Reset to Output Delay
GLB Product Term Reset to Register Delay
GLB Product Term Output Enable to I/O Cell Delay
GLB Product Term Clock Delay
ORP Delay
ORP Bypass Delay
Table 2- 0036-48C/50MIL
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR adjacent path can only be used by hard macros.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 104MT.KB | 100A Three Phase AC-Switches(100A 三相交流開(kāi)關(guān)) |
| 104MT160KBS90 | THREE PHASE AC SWITCH |
| 10524 | Quad TTL-to-MECL Translator |
| 10BF10 | SURFACE MOUNTABLE ULTRAFAST RECOVERY DIODE |
| 10BF20 | SURFACE MOUNTABLE ULTRAFAST RECOVERY DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 1048C3A | 制造商:TRW Inc 功能描述:Analog Digital Converter, Single, 8 Bit, 28 Pin, LCC |
| 1048EA | 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:In-System Programmable High Density PLD |
| 1048L-019 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:＂HOSE VACUUM PVC 3/4＂＂＂ |
| 1048L-025 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:＂HOSE VACUUM PVC 1＂＂＂ |
| 1048L-038 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:＂HOSE VACUUM PVC 1 1/2＂＂＂ |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。