- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370035 > 28222-14 (Conexant Systems, Inc.) ATM Transmitter/Receiver with UTOPIA Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | 28222-14 |
| 廠商： | Conexant Systems, Inc. |
| 英文描述： | ATM Transmitter/Receiver with UTOPIA Interface |
| 中文描述： | 自動(dòng)柜員機(jī)發(fā)射機(jī)/接收機(jī)的UTOPIA接口 |
| 文件頁(yè)數(shù)： | 105/161頁(yè) |
| 文件大?。?/td> | 1832K |
| 代理商： | 28222-14 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)當(dāng)前第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
CN8223
3.0 Registers
ATM Transmitter/Receiver with UTOPIA Interface
3.5 Receive Control Registers
100046C
Conexant
3-19
enabled with this bit, none of the other ports should be programmed for 53-octet
output.
3.5 Receive Control Registers
0x14
—
CELL_VAL (Cell Validation Control Register)
The CELL_VAL register is located at address 0x14. Validation checks performed by the validation process can
be individually disabled with the
“
Disable
”
control bits. These disable bits are global disables for all ports. Port
disables for payload length and payload CRC checks can also be found in CONFIG_4.
Bit
Size
Name
Description
15
1
Start-of-Cell/Write
Error Output
Selects the function of the FCTRL_OUT[10] pin. When this bit is low, the output
indicates a FIFO write error. When this bit is high, the output is a start-of-cell
marker for the received cell data on the FIFO data port.
14
1
Disable Cell Receiver
Disables all cell validation and output after physical layer reception. This disable
control is internally synchronized to take effect on cell boundaries.
13
1
Enable Status Octet
Enables status output in 53-octet mode on port 3. See
Section 2.6
, for additional
information. When this bit is high, the HEC octet position in the FIFO output data is
omitted and a status word is appended to the end of the cell as octet number 53. In
53-octet cell formats, if status output is enabled with this bit, none of the other
ports should be programmed for 53-octet output.
12
1
Header Only Output
Enables a 5-octet output mode on port 3 only. See
Section 2.6
, for additional
information. Only the 4 header octets of cells addressed to port 3 and the status
octet are output to the FIFO port. In 53-octet cell formats, if status output is
11
1
Disable Payload CRC
Disables the payload CRC check. This disable controls only the output of cells to
the FIFO interface and does not control the counting of payload CRC errors. (This
applies for all ports.)
10
1
Disable Payload Len
Disables the payload length check. This disable controls only the output of cells to
the FIFO interface and does not control the counting of payload length errors. (This
applies for all ports.)
9
1
Disable HEC Check
Disables the check of the header error control octet. The CN8223 will pass cells
with HEC errors if this bit is set to 1. This bit is not functional in UTOPIA mode.
8
1
Enable HEC
Correction
Enables the HEC correction mode for single-bit header errors. If this bit is set to 0,
then no correction is performed but error detection is always performed. Error
correction must be disabled if HEC coverage is set for SMDS/802.6 mode or if
Enable HEC Coset (bit 0) in CONFIG_3 is not enabled.
7
–
6
2
Cell Output
Mode-Port 3
Number of ATM cell octets delivered to the FIFO interface.
00 - 48 Octets: Payload only mode
01 - 52 Octets: Header + Payload, no HEC
10 - 53 Octets: Header + HEC + payload
11 - 57 Octets: PLCP mode for all table entries
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28233-11 | ATM Transmitter/Receiver with UTOPIA Interface |
| 28C010TRPDB-12 | 150 x 32 pixel format, LED Backlight available |
| 28C010TRT1DE-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1DE-20 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1FB-15 | 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 282222-003 | 制造商:TE Connectivity 功能描述:81044/12-16-2 - Cable Rools/Shrink Tubing |
| 282223-003 | 制造商:TE Connectivity 功能描述:81044/12-16-3 - Cable Rools/Shrink Tubing |
| 282224-003 | 制造商:TE Connectivity 功能描述:81044/12-16-4 - Cable Rools/Shrink Tubing |
| 282224-1 | 功能描述:汽車連接器 ECONOSEAL RCPT CONT .5MM RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點(diǎn)電鍍:Nickel |
| 282225-001 | 制造商:TE Connectivity 功能描述:81044/12-16-5 - Cable Rools/Shrink Tubing |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。