28F6408W30, 28F3204W30, 28F320W30, 28F640W30
34
Preliminary
10.0
Power and Reset Considerations
10.1
Power-Up/Down Characteristics
In order to prevent any condition that may result in a spurious write or erase operation, it is
recommended to power-up V
CC
, V
CCQ
and S-V
CC
together. Conversely, V
CC
, V
CCQ
and S-V
CC
must power-down together.
It is also recommended to power-up V
PP
with or slightly after V
CC
. Conversely, V
PP
must power-
down with or slightly before V
CC
.
If V
CCQ
and/or V
PP
are not connected to the V
CC
supply, then V
CC
should attain V
CC
Min before
applying V
CCQ
and V
PP
. Device inputs should not be driven before supply voltage = V
CC
Min.
Power supply transitions should only occur when RST# is low.
10.2
Power Supply Decoupling
When the device is accessed, many internal conditions change. Circuits are enabled to charge
pumps and voltages are switched. All this internal activity produces transient signals. The
magnitude of these transient signals depends on the device and the system capacitive and inductive
loading. To minimize the effect of these transient signals, a 0.1 μF ceramic decoupling capacitor is
required across each V
CC
, V
CCQ
, V
PP,
S-V
CC
to system ground. Capacitors should also be placed
as close as possible to the package balls.
10.3
Flash Reset Characteristics
By holding the flash device in reset during power-up/down transitions, invalid bus conditions can
be masked. The flash device enters a reset mode when RST# is driven low. In reset mode, internal
flash circuitry is turned off and outputs are placed in a high-impedance state.
After return from reset, a certain amount of time is required before the flash device is capable of
performing normal operations. Upon return from reset, the flash device defaults to page mode.
If RST# is driven low during a program or erase operation, the operation will be aborted and the
memory contents at the aborted block or address are no longer valid. See
Figure 24,
“
Reset
Operations Waveforms
”
on page 52
for detailed information regarding reset timings.