- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368967 > 29F800 (Fujitsu Limited) 8M (1M X 8/512K X 16) BIT PDF資料下載
參數(shù)資料
| 型號(hào)： | 29F800 |
| 廠(chǎng)商： | Fujitsu Limited |
| 英文描述： | 8M (1M X 8/512K X 16) BIT |
| 中文描述： | 800萬(wàn)（100萬(wàn)X 8/512K × 16）位 |
| 文件頁(yè)數(shù)： | 2/21頁(yè) |
| 文件大?。?/td> | 142K |
| 代理商： | 29F800 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
M29F800AT, M29F800AB
2/21
Figure 2A. TSOP Connections
DQ3
DQ10
DQ9
DQ1
DQ2
DQ0
G
DQ6
DQ13
DQ5
DQ14
DQ12
DQ4
DQ15A–1
DQ7
VCC
DQ11
AI02199
M29F800AT
M29F800AB
12
13
1
24
25
36
37
48
DQ8
A16
BYTE
VSS
A0
VSS
E
A6
A5
A3
A2
A1
A8
NC
A9
A17
A7
A10
NC
NC
RB
NC
W
A18
A4
A12
A11
A13
A15
A14
RP
Table 1. Signal Names
A0-A18
Address Inputs
DQ0-DQ7
Data Inputs/Outputs
DQ8-DQ14
Data Inputs/Outputs
DQ15A–1
Data Input/Output or Address Input
E
Chip Enable
G
Output Enable
W
Write Enable
RP
Reset/Block Temporary Unprotect
RB
Ready/Busy Output
BYTE
Byte/Word Organization Select
V
CC
Supply Voltage
V
SS
Ground
NC
Not Connected Internally
SUMMARY DESCRIPTION
The M29F800A is an 8 Mbit (1Mb x8 or 512Kb
x16) non-volatile memory that canbe read, erased
and reprogrammed. These operations canbe per-
formed using a single5V supply. On power-up the
memory defaults to its Read mode where it can be
read in the same way as a ROM or EPROM.
The memory is divided into blocks that can be
erased independently so it is possible to preserve
valid data while old data is erased. Each block can
be protected independently to prevent accidental
Program or Erase commands from modifying the
memory. Program and Erase commands are writ-
ten to the Command Interface of the memory. An
on-chip Program/Erase Controller simplifies the
process of programming or erasing the memory by
taking care of all of the special operations that are
required to update the memory contents. The end
of a program or erase operation can be detected
and any error conditions identified. The command
set required to control the memory is consistent
with JEDEC standards.
Figure 2B. SO Connections
G
DQ0
DQ8
DQ1
DQ9
A3
A2
A1
A0
E
VSS
A13
A14
A15
A16
BYTE
VSS
DQ15A–1
DQ7
DQ14
DQ6
DQ13
A12
DQ5
DQ12
DQ2
DQ10
DQ3
DQ11
VCC
DQ4
A9
A10
W
A8
RB
A18
A17
A4
RP
A7
A6
A5
AI02101B
M29F800AT
M29F800AB
8
9
10
11
12
13
14
15
16
17
2
3
4
5
6
7
32
31
30
29
28
27
26
25
24
23
22
20
21
19
18
44
43
42
41
39
38
37
36
35
34
33
A11
40
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 29F800 | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory-Die Revision 1 |
| 29K_JTAG | 5-Pin, Multiple-Input, Programmable Reset ICs |
| 29K_PERIPH | on an Am29030 Microprocessor Design Using Slow Peripherals with 29K Family Processors |
| 29K_RESET | 5-Pin, Multiple-Input, Programmable Reset ICs |
| 29K_SUPMODE | Am29030 and Am29035 Microprocessors Defining a Trap to Switch to Supervisor Mode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 29F800BT90SI | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 29F800DT-70N1 | 制造商:undefined 功能描述: |
| 29FCT2052CTQG | 制造商:Integrated Device Technology Inc 功能描述:OCTAL REGISTR TRANSCEIVER - Tape and Reel |
| 29FCT2052HCTQ | 制造商:Integrated Device Technology Inc 功能描述: |
| 29FCT520ASO | 制造商:Integrated Device Technology Inc 功能描述:PIPELINE REGISTER MULTILEVEL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。