- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371440 > 29LV320BTC-70 (Macronix International Co., Ltd.) 32 BIT 4M X 8 / 2M X 16 ] SINGLE VOLTAGE 3V ONLY FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號： | 29LV320BTC-70 |
| 廠商： | Macronix International Co., Ltd. |
| 英文描述： | 32 BIT 4M X 8 / 2M X 16 ] SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| 中文描述： | 32位4米× 8 / 2米× 16]單電壓3V時僅閃存 |
| 文件頁數(shù)： | 12/63頁 |
| 文件大?。?/td> | 949K |
| 代理商： | 29LV320BTC-70 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
12
P/N:PM0742
REV. 1.4, JUL. 04, 2003
MX29LV320T/B
OUTPUT DISABLE
With the OE input at a logic high level (VIH), output from
the devices are disabled. This will cause the output pins
to be in a high impedance state.
RESET OPERATION
The RESET pin provides a hardware method of resetting
the device to reading array data. When the RESET pin is
driven low for at least a period of tRP, the device
immediately terminates any operation in progress,
tristates all output pins, and ignores all read/write
commands for the duration of the RESET pulse. The
device also resets the internal state machine to reading
array data. The operation that was interrupted should be
reinitiated once the device is ready to accept another
command sequence, to ensure data integrity
Current is reduced for the duration of the RESET pulse.
When RESET is held at VSS
±
0.3V, the device draws
CMOS standby current (ICC4). If RESET is held at VIL
but not within VSS
±
0.3V, the standby current will be
greater.
The RESET pin may be tied to system reset circuitry. A
system reset would that also reset the Flash memory,
enabling the system to read the boot-up firm-ware from
the Flash memory.
If RESET is asserted during a program or erase
operation, the RY/BY pin remains a "0" (busy) until the
internal reset operation is complete, which requires a time
of tREADY (during Embedded Algorithms). The system
can thus monitor RY/BY to determine whether the reset
operation is complete. If RESET is asserted when a
program or erase operation is not executing (RY/BY pin
is "1"), the reset operation is completed within a time of
tREADY (not during Embedded Algorithms). The system
can read data tRH after the RESET pin returns to VIH.
Refer to the AC Characteristics tables for RESET
parameters and to Figure 14 for the timing diagram.
SECTOR GROUP PROTECT OPERATION
The MX29LV320T/B features hardware sector group pro-
tection. This feature will disable both program and erase
operations for these sector group protected. To activate
this mode, the programming equipment must force V
ID
on address pin A9 and control pin OE, (suggest V
=
12V) A6 = VIL and CE = VIL.(see Table 2) Programming
of the protection circuitry begins on the falling edge of
the WE pulse and is terminated on the rising edge. Please
refer to sector group protect algorithm and waveform.
MX29LV320T/B also provides another method which re-
quires V
on the RESET only. This method can be imple-
mented either in-system or via programming equipment.
This method uses standard microprocessor bus cycle
timing.
To verify programming of the protection circuitry, the pro-
gramming equipment must force V
on address pin A9 (
with CE and OE at VIL and WE at VIH). When A1=1, it
will produce a logical "1" code at device output Q0 for a
protected sector. Otherwise the device will produce 00H
for the unprotected sector. In this mode, the addresses,
except for A1, are don't care. Address locations with
A1= VIL are reserved to read manufacturer and device
codes.(Read Silicon ID)
It is also possible to determine if the group is protected
in the system by writing a Read Silicon ID command.
Performing a read operation with A1=VIH, it will produce
a logical "1" at Q0 for the protected sector.
CHIP UNPROTECT OPERATION
The MX29LV320T/B also features the chip unprotect
mode, so that all sectors are unprotected after chip
unprotect is completed to incorporate any changes in
the code. It is recommended to protect all sectors before
activating chip unprotect mode.
To activate this mode, the programming equipment must
force V
on control pin OE and address pin A9. The CE
pins must be set at VIL. Pins A6 must be set to VIH.(see
Table 2) Refer to chip unprotect algorithm and wave-
form for the chip unprotect algorithm. The unprotection
mechanism begins on the falling edge of the WE pulse
and is terminated on the rising edge.
MX29LV320T/B also provides another method which re-
quires V
on the RESET only. This method can be imple-
mented either in-system or via programming equipment.
This method uses standard microprocessor bus cycle
timing.
It is also possible to determine if the chip is unprotected
in the system by writing the Read Silicon ID command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 29LV400C-55R | 4M-BIT [512K x 8 / 256K x 16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| 29LV400C-70 | 4M-BIT [512K x 8 / 256K x 16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| 29LV400C-90 | 4M-BIT [512K x 8 / 256K x 16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| 29LV650 | 64M (4M x 16) BIT |
| 29LV800BB-70 | 8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 29LV400BA | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:4 Megabit (512 K x 8-Bit/256 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| 29LV400C-55R | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:4M-BIT [512K x 8 / 256K x 16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| 29LV400C-70 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:4M-BIT [512K x 8 / 256K x 16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| 29LV400C-90 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:4M-BIT [512K x 8 / 256K x 16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| 29LV51215JU | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。