參數(shù)資料
型號: 405GPR
廠商: Applied Micro Circuits Corp.
英文描述: Power PC 405GPr Embedded Processor
中文描述: 405GPr的Power PC嵌入式處理器
文件頁數(shù): 26/57頁
文件大小: 614K
代理商: 405GPR
405GPr – Power PC 405GPr Embedded Processor
32
AMCC
Revision 2.04 – September 7, 2007
Data Sheet
SDRAM Interface
MemData0:31
Memory data bus.
Notes:
1. MemData0 is the most significant bit (msb).
2. MemData31 is the least significant bit (lsb).
I/O
3.3V LVTTL
MemAddr12:0
Memory address bus.
Notes:
1. MemAddr12 is the most significant bit (msb).
2. MemAddr0 is the least significant bit (lsb).
O3.3V LVTTL
BA1:0
Bank Address supporting up to 4 internal banks.
O
3.3V LVTTL
RAS
Row Address Strobe.
O
3.3V LVTTL
CAS
Column Address Strobe.
O
3.3V LVTTL
DQM0:3
DQM for byte lane: 0 (MemData0:7),
1 (MemData8:15),
2 (MemData16:23), and
3 (MemData24:31)
O3.3V LVTTL
DQMCB
DQM for ECC check bits.
O
3.3V LVTTL
ECC0:7
ECC check bits 0:7.
I/O
3.3V LVTTL
BankSel0:3
Select up to four external SDRAM banks.
O
3.3V LVTTL
WE
Write Enable.
O
3.3V LVTTL
ClkEn0:1
SDRAM Clock Enable.
O
3.3V LVTTL
MemClkOut0:1
Two copies of an SDRAM clock allows, in some cases, glueless
SDRAM attach without requiring this signal to be repowered by a PLL
or zero-delay buffer.
O3.3V LVTTL
External Slave Peripheral Interface
PerData0:31
Peripheral data bus used by PPC405GPr when not in external
master mode, otherwise used by external master.
Note: PerData0 is the most significant bit (msb) on this bus.
I/O
5V tolerant
3.3V LVTTL
1
PerAddr0:31
Peripheral address bus used by PPC405GPr when not in external
master mode, otherwise used by external master.
Note: PerAddr0 is the most significant bit (msb) on this bus.
I/O
5V tolerant
3.3V LVTTL
1
PerPar0:3
Peripheral byte parity signals.
I/O
5V tolerant
3.3V LVTTL
1
PerWBE0:3
As outputs, these pins can act as byte-enables which are valid for an
entire cycle or as write-byte-enables which are valid for each byte on
each data transfer, allowing partial word transactions. As outputs,
pins are used by either the pripheral controller or the DMA controller
depending upon the type of transfer involved. Used as inputs when
an external bus master owns the external interface.
I/O
5V tolerant
3.3V LVTTL
1, 7
[PerWE]PCIINT
Peripheral write enable. Low when any of the four PerWBE0:3 write
byte enables are low.
or
PCI interrupt. Open-drain output (two states; 0 or open circuit)
O
5V tolerant
3.3V PCI
Signal Functional Description (Sheet 3 of 8)
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Bus Control Signals” on page 29.
Signal Name
Description
I/O
Type
Notes
相關PDF資料
PDF描述
405GP Power PC 405GP Embedded Processor
4060120000 RELAY,MICROSERIES 24 V,1CO
4060EFE Standalone Linear NiMH/NiCd Fast Battery Charger
40659 2.5 mm2, BRASS, RING TERMINAL
40696 6 mm2, RING TERMINAL
相關代理商/技術參數(shù)
參數(shù)描述
405-GR 制造商:Leviton Manufacturing Co 功能描述:
405HC5900KR 功能描述:4μF Film Capacitor 900V Polypropylene (PP) Axial 4.016" Dia (102.00mm) 制造商:illinois capacitor 系列:HC5 包裝:散裝 零件狀態(tài):新產(chǎn)品 電容:4μF 容差:±10% 額定電壓 - AC:900V 額定電壓 - DC:- 介電材料:聚丙烯(PP) ESR(等效串聯(lián)電阻):0.9 毫歐 工作溫度:-40°C ~ 85°C 安裝類型:底座安裝 封裝/外殼:軸向 大小/尺寸:4.016" 直徑(102.00mm) 高度 - 安裝(最大值):2.819"(71.60mm) 端接:螺釘端子 引線間距:- 應用:傳導冷卻,高脈沖,DV/DT 特性:- 標準包裝:5
405I11AM 制造商:CTS 制造商全稱:CTS Corporation 功能描述:Surface Mount Quartz Crystal
405I11BM 制造商:CTS 制造商全稱:CTS Corporation 功能描述:Surface Mount Quartz Crystal
405I11CM 制造商:CTS 制造商全稱:CTS Corporation 功能描述:Surface Mount Quartz Crystal