參數(shù)資料
型號： 405GPR
廠商： Applied Micro Circuits Corp.
英文描述： Power PC 405GPr Embedded Processor
中文描述： 405GPr的Power PC嵌入式處理器
文件頁數(shù)： 30/57頁
文件大?。?/td> 614K
代理商： 405GPR
405GPr – Power PC 405GPr Embedded Processor
36
AMCC
Revision 2.04 – September 7, 2007
Data Sheet
GPIO1[TS1E]
GPIO2[TS2E]
General Purpose I/O
or
Even Trace execution status. To access this function, software must
toggle a DCR bit.
I/O[O]
5V tolerant
3.3V LVTTL
1, 6
GPIO3[TS1O]
General Purpose I/O
or
Odd Trace execution status. To access this function, software must
toggle a DCR bit.
I/O[O]
5V tolerant
3.3V LVTTL
1, 6
GPIO4[TS2O]
General Purpose I/O
or
Odd Trace execution status. To access this function, software must
toggle a DCR bit.
I/O[O]
5V tolerant
3.3V LVTTL
1, 6
GPIO5:8[TS3:6]
General Purpose I/O
or
Trace status. To access this function, software must toggle a DCR
bit.
I/O[O]
5V tolerant
3.3V LVTTL
1, 6
GPIO9[TrcClk]
General Purpose I/O
or
Trace interface clock. A toggling signal that is always half of the CPU
core frequency. To access this function, software must toggle a DCR
bit.
Note: Initialization strapping must hold this pin low (0) during reset.
I/O[O]
5V tolerant
3.3V LVTTL
1, 6
GPIO24
General Purpose I/O.
Note: The pull-up initialization strapping resistor must be 1k
Ω rather
than 3k
Ω in order to overcome the internal pull-down resistor.
I/O
3.3V LVTTL
w/pull-down
1, 6
TestEn
Test Enable. Used only for manufacturing tests. Pull down for normal
operation.
I
1.8V CMOS
w/pull-down
TmrClk
An external clock input that can be used to clock the timers in the
CPU core.
I
5V tolerant
3.3V LVTTL
1
Trace Interface
[TS1E]GPIO1
[TS2E]GPIO2
Even Trace execution status. To access this function, software must
toggle a DCR bit
or
General Purpose I/O.
O[I/O]
5V tolerant
3.3V LVTTL
1, 6
[TS1O]GPIO3
Odd Trace execution status. To access this function, software must
toggle a DCR bit
or
General Purpose I/O.
O[I/O]
5V tolerant
3.3V LVTTL
1, 6
[TS2O]GPIO4
Odd Trace execution status. To access this function, software must
toggle a DCR bit
or
General Purpose I/O.
O[I/O]
5V tolerant
3.3V LVTTL
1, 6
[TS3:6]GPIO5:8
Trace status. To access this function, software must toggle a DCR bit
or
General Purpose I/O.
O[I/O]
5V tolerant
3.3V LVTTL
1, 6
Signal Functional Description (Sheet 7 of 8)
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Bus Control Signals” on page 29.
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料
PDF描述
405GP Power PC 405GP Embedded Processor
4060120000 RELAY,MICROSERIES 24 V,1CO
4060EFE Standalone Linear NiMH/NiCd Fast Battery Charger
40659 2.5 mm2, BRASS, RING TERMINAL
40696 6 mm2, RING TERMINAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
405-GR 制造商:Leviton Manufacturing Co 功能描述:
405HC5900KR 功能描述:4μF Film Capacitor 900V Polypropylene (PP) Axial 4.016" Dia (102.00mm) 制造商:illinois capacitor 系列:HC5 包裝:散裝 零件狀態(tài):新產(chǎn)品 電容:4μF 容差:±10% 額定電壓 - AC:900V 額定電壓 - DC:- 介電材料:聚丙烯（PP） ESR（等效串聯(lián)電阻）:0.9 毫歐 工作溫度:-40°C ~ 85°C 安裝類型:底座安裝 封裝/外殼:軸向 大小/尺寸:4.016" 直徑（102.00mm） 高度 - 安裝（最大值）:2.819"（71.60mm） 端接:螺釘端子 引線間距:- 應(yīng)用:傳導冷卻，高脈沖，DV/DT 特性:- 標準包裝:5
405I11AM 制造商:CTS 制造商全稱:CTS Corporation 功能描述:Surface Mount Quartz Crystal
405I11BM 制造商:CTS 制造商全稱:CTS Corporation 功能描述:Surface Mount Quartz Crystal
405I11CM 制造商:CTS 制造商全稱:CTS Corporation 功能描述:Surface Mount Quartz Crystal
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*