- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄222827 > 71V35761YSA183BGI8 (INTEGRATED DEVICE TECHNOLOGY INC) 128K X 36 CACHE SRAM, 3.3 ns, PBGA119 PDF資料下載
參數(shù)資料
| 型號： | 71V35761YSA183BGI8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | SRAM |
| 英文描述： | 128K X 36 CACHE SRAM, 3.3 ns, PBGA119 |
| 封裝： | BGA-119 |
| 文件頁數(shù)： | 11/22頁 |
| 文件大?。?/td> | 621K |
| 代理商： | 71V35761YSA183BGI8 |
6.42
19
IDT71V35761Y (128K x 36), IDT71V35781Y (256K x 18), 3.3V Synchronous SRAMs with
3.3V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect
Commercial and Industrial Temperature Ranges
JTAG Interface Specification (SA Version only)
TCK
Device Inputs(1)/
TDI/TMS
Device Outputs(2)/
TDO
TRST(3)
tJCD
tJDC
tJRST
tJS
tJH
tJCYC
tJRSR
tJF
tJCL
tJR
tJCH
M6445 drw 01
x
Symbol
Parameter
Min.
Max.
Units
tJCYC
JTAG Clock Input Period
100
____
ns
tJCH
JTAG Clock HIGH
40
____
ns
tJCL
JTAG Clock Low
40
____
ns
tJR
JTAG Clock Rise Time
____
5(1)
ns
tJF
JTAG Clock Fall Time
____
5(1)
ns
tJRST
JTAG Reset
50
____
ns
tJRSR
JTAG Reset Recovery
50
____
ns
tJCD
JTAG Data Output
____
20
ns
tJDC
JTAG Data Output Hold
0
____
ns
tJS
JTAG Setup
25
____
ns
tJH
JTAG Hold
25
____
ns
I6445 tbl 01
Register Name
Bit Size
Instruction (IR)
4
Bypass (BYR)
1
JTAG Identification (JIDR)
32
Boundary Scan (BSR)
Note (1)
I6445 tbl 03
NOTES:
1. Device inputs = All device inputs except TDI, TMS and
TRST.
2. Device outputs = All device outputs except TDO.
3. During power up,
TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.
NOTE:
1. The Boundary Scan Descriptive Language (BSDL) file for this device is available
by contacting your local IDT sales representative.
JTAG AC Electrical
Characteristics(1,2,3,4)
Scan Register Sizes
NOTES:
1. Guaranteed by design.
2. AC Test Load (Fig. 1) on external output signals.
3. Refer to AC Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 71V35781S183PF | 256K X 18 CACHE SRAM, 3.3 ns, PQFP100 |
| 7201LA20JGI | 512 X 9 OTHER FIFO, 20 ns, PQCC32 |
| 72031-111LF | 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT |
| 72031-111 | 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT |
| 72031-113LF | 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 71V3576S133BGI | 制造商:Integrated Device Technology Inc 功能描述: |
| 71V3576S133PFG | 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| 71V3576S133PFG8 | 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| 71V3576S133PFGI | 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| 71V3576S133PFGI8 | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 4.2ns 100-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 4.5MBIT 128KX36 4.2NS 100TQFP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。