
CE NT R AL PR OCE SSING UNIT (CPU)
7751 Group User’s Manual
2–21
2.4 Memory assignment
Fig. 2.4.2 SFR area’s memory map
0
16
1
16
2
16
3
16
4
16
5
16
6
16
7
16
8
16
9
16
A
16
10
16
11
16
12
16
13
16
14
16
15
16
16
16
17
16
18
16
19
16
1A
16
1B
16
1C
16
1D
16
1E
16
1F
16
20
16
21
16
22
16
23
16
24
16
25
16
26
16
27
16
28
16
29
16
2A
16
2B
16
2C
16
2D
16
2E
16
2F
16
30
16
31
16
32
16
33
16
34
16
35
16
36
16
37
16
38
16
39
16
3A
16
3B
16
3C
16
3D
16
3E
16
3F
16
B
16
C
16
D
16
E
16
F
16
Address
50
16
51
16
52
16
53
16
54
16
55
16
56
16
57
16
58
16
59
16
5A
16
5B
16
5C
16
5D
16
5E
16
5F
16
60
16
61
16
62
16
63
16
64
16
65
16
66
16
67
16
68
16
69
16
6A
16
6B
16
6C
16
6D
16
6E
16
6F
16
70
16
71
16
72
16
73
16
74
16
75
16
76
16
77
16
78
16
79
16
7A
16
7B
16
7C
16
7D
16
7E
16
7F
16
Address
40
16
41
16
4E
16
4F
16
4C
16
4D
16
4A
16
4B
16
48
16
49
16
46
16
47
16
44
16
45
16
42
16
43
16
Port P8 direction register
Timer A1 register
Timer A4 register
Timer A2 register
Timer A3 register
Timer B0 register
Timer B1 register
Timer B2 register
Count start register
One-shot start register
Up-down register
Timer A0 register
Timer A0 mode register
Timer A1 mode register
Timer A2 mode register
Timer A3 mode register
Timer A4 mode register
Timer B0 mode register
Timer B1 mode register
Timer B2 mode register
Processor mode register 0
Processor mode register 1
Watchdog timer register
Watchdog timer frequency select register
A-D conversion interrupt control register
UART0 transmit interrupt control register
UART0 receive interrupt control register
UART1 transmit interrupt control register
UART1 receive interrupt control register
Timer A0 interrupt control register
Timer A1 interrupt control register
Timer A2 interrupt control register
Timer A3 interrupt control register
Timer A4 interrupt control register
Timer B0 interrupt control register
Timer B1 interrupt control register
Timer B2 interrupt control register
INT
0
interrupt control register
INT
1
interrupt control register
INT
2
interrupt control register
Port P4 register
Port P5 register
Port P4 direction register
Port P5 direction register
Port P6 register
Port P7 register
Port P6 direction register
Port P7 direction register
Port P8 register
A-D control register 0
A-D control register 1
UART0 transmit/receive mode register
UART0 baud rate register (BRG0)
UART0 transmit/receive control register 0
UART0 transmit/receive control register 1
UART0 transmit buffer register
UART1 transmit/receive control register 0
UART1 transmit/receive control register 1
UART1 transmit/receive mode register
UART1 baud rate register (BRG1)
UART0 receive buffer register
UART1 transmit buffer register
UART1 receive buffer register
A-D register 0
A-D register 1
A-D register 2
A-D register 3
A-D register 4
A-D register 5
A-D register 6
A-D register 7
Port P0 register
Port P1 register
Port P0 direction register
Port P1 direction register
Port P2 register
Port P3 register
Port P2 direction register
Port P3 direction register