2006 Teridian Semiconductor Corporation Rev." />
參數(shù)資料
型號(hào)： 78P2351-IGTR/F
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 13/42頁(yè)
文件大?。?/td> 0K
描述： LINE INTERFACE UNIT 100-LQFP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 1,000
類型： 線路接口裝置（LIU）
驅(qū)動(dòng)器/接收器數(shù)： 1/1
規(guī)程： E4，OC-3，STM1-E
電源電壓： 3.15 V ~ 3.45 V
安裝類型： 表面貼裝
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-LQFP（16x16）
包裝： 帶卷 (TR)
78P2351
Single Channel
OC-3/ STM1-E/ E4 LIU
Page: 20 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
PIN DESCRIPTION (continued)
CONTROL PINS
NAME
PIN
TYPE
DESCRIPTION
FRST
59
CIT
FIFO Phase-Initialization Control:
When asserted, the transmit FIFO pointers are reset to the respective
“centered” states. Also resets the FIERR interrupt bit. De-assertion edge of
FRST will resume FIFO operation.
Low: FRST assertion.
Float/High: Normal
Because the internal VCO clock and off-chip transmit clocks may not be stable
during transmit power-up, it is recommended to always reset the FIFOs after
powering up the IC or the transmitter.
Not valid during Plesiochronous Serial Mode.
RCSL
14
CID
Redundant Channel Selection:
Enables the redundant Transmit Monitor Output at pins CMI2P/N.
Low: Normal operation (CMIP/N active only)
High: Transmit Monitor Mode (CMIP/N and CMI2P/N active)
LPBK
15
CIT
Analog Loopback Selection:
Low: Normal operation
Float: Remote Loopback Enable: Recovered receive data and clock
are looped back to the transmitter for retransmission.
High: Local Loopback Enable: The serial transmit data is looped back
and used as the input to the receiver.
CKMODE
13
CIT
Clock Mode Selection:
Selects the method of inputting transmit data into the chip. See
TRANSMITTER OPERATION section for more information.
In PARALLEL mode (SDI_PAR high):
Low: Parallel transmit clock is input to the 78P2351.
Float: Parallel transmit clock is input to the 78P2351. Loop-timing
mode enabled.
High: Parallel transmit clock is output from the 78P2351
In SERIAL mode (SDI_PAR low):
Low: Reference clock is synchronous to transmit clock and data. Data
is clocked in with SICKP/N and passed through a FIFO
Float: Reference clock is synchronous to transmit data. Clock is
recovered with a CDR and data is passed through a FIFO
High: Reference clock is plesiochronous to transmit data. Clock is
recovered with a CDR and the FIFO is bypassed
相關(guān)PDF資料
PDF描述
78P2351R-IMR/F IC LIU NRZ-CMI CONV 155M 56-QFN
78P2352-IELR/F IC LIU SDH SONET 2CH 128-LQFP
78Q2120C09-64CGTR/F TXRX 10/100 BASE 3.3V 64-LQFP
78Q2133/F TXRX 10/100 MDIX 3.3V IND 32-QFN
78Q8392LA03-28CHR/F TXRX 10BASE 2/5 ETH COAX 28-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78P2351R 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Serial 155M NRZ to CMI Converter
78P2351R-DB 功能描述:界面開(kāi)發(fā)工具 78P2351R Demo Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
78P2351R-IM 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Serial 155M NRZ to CMI Converter
78P2351R-IM/F 功能描述:接口 - 專用 Serial 155M NRZ to CMI Converter RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
78P2351R-IMR 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Serial 155M NRZ to CMI Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*