![](http://datasheet.mmic.net.cn/230000/79RC32438-200BB_datasheet_15568909/79RC32438-200BB_331.png)
IDT Ethernet Interfaces
Ethernet Register Description
79RC32438 User Reference Manual
11 - 3
November 4, 2002
Notes
0x05_8024
ETH0PFS
Ethernet 0 pause frame status
32-bit
0x05_8028
ETHMCP
Ethernet management clock prescalar
32-bit
0x05_802C through 0x05_80FF
Reserved
0x05_8100
ETH0SAL0
Ethernet 0 station address 0 low
32-bit
0x05_8104
ETH0SAH0
Ethernet 0 station address 0 high
32-bit
0x05_8108
ETH0SAL1
Ethernet 0 station address 1 low
32-bit
0x05_810C
ETH0SAH1
Ethernet 0 station address 1 high
32-bit
0x05_8110
ETH0SAL2
Ethernet 0 station address 2 low
32-bit
0x05_8114
ETH0SAH2
Ethernet 0 station address 2 high
32-bit
0x05_8118
ETH0SAL3
Ethernet 0 station address 3 low
32-bit
0x05_811C
ETH0SAH3
Ethernet 0 station address 3 high
32-bit
0x05_8120
ETH0RBC
Ethernet 0 receive byte count
32-bit
0x05_8124
ETH0RPC
Ethernet 0 receive packet count
32-bit
0x05_8128
ETH0RUPC
Ethernet 0 receive undersized packet count
32-bit
0x05_812C
ETH0RFC
Ethernet 0 receive fragment count
32-bit
0x05_8130
ETH0TBC
Ethernet 0 transmit byte count
32-bit
0x05_8134
ETH0GPF
Ethernet 0 generate pause frame
32-bit
0x05_8138 through 0x05_81FF
Reserved
0x05_8200
ETH0MAC1
Ethernet 0 MAC configuration 1
32-bit
0x05_8204
ETH0MAC2
Ethernet 0 MAC configuration 2
32-bit
0x05_8208
ETH0IPGT
Ethernet 0 back-to-back inter-packet gap
32-bit
0x05_820C
ETH0IPGR
Ethernet 0 non back-to-back inter-packet
gap
32-bit
0x05_8210
ETH0CLRT
Ethernet 0 collision window retry
32-bit
0x05_8214
ETH0MAXF
Ethernet 0 maximum frame length
32-bit
0x05_8218
Reserved
0x05_821C
ETH0MTEST
Ethernet 0 MAC test
32-bit
0x05_8220
MIIMCFG
MII management configuration
32-bit
0x05_8224
MIIMCMD
MII management command
32-bit
0x05_8228
MIMMADDR
MII management address
32-bit
0x05_822C
MIIMWTD
MII management write data
32-bit
0x05_8230
MIIMRDD
MII management read data
32-bit
0x05_8234
MIIMIND
MII management indicators
32-bit
0x05_8238 through 0x05_823c
Reserved
0x05_8240
ETH0CFSA0
Ethernet 0 control frame station address 0
32-bit
0x05_8244
ETH0CFSA1
Ethernet 0 control frame station address 1
32-bit
0x05_8244
ETH0CFSA2
Ethernet 0 control frame station address 2
32-bit
Register Offset
1
Register Name
Register Function
Size
Table 11.1 Ethernet Register Map (Part 2 of 4)