參數(shù)資料
型號(hào)： 82845MP
廠商： INTEL CORP
元件分類： 外設(shè)及接口
英文描述： Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
中文描述： MULTIFUNCTION PERIPHERAL, PBGA593
封裝： 37.50 X 37.50 MM, FCBGA-593
文件頁(yè)數(shù)： 13/157頁(yè)
文件大小： 1407K
代理商： 82845MP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
13
R
Intel
845 Chipset MCH-M Features
Processor/Host Bus Support
Supports the Mobile Intel Pentium 4 Processor-M
CPU
Supports the Intel Pentium
4 processor subset of
the Enhanced Mode Scaleable Bus Protocol
2x Address, 4x Data
Mobile Intel Pentium 4 Processor-M System Bus
interrupt delivery
Supports system bus at 400 MT/s (100 MHz)
Supports host bus Dynamic Bus Inversion (DBI)
Supports 32-bit host bus addressing
12 deep In-Order Queue
AGTL+ bus driver technology with integrated
AGTL termination resistors
Memory System
Directly supports one DDR channel, 64b wide (72b
with ECC).
Supports 200 and 266-MHz DDR compliant
devices (845MZ supports 200 MHz DDR only)
Supports 64-Mb, 128-Mb, 256-Mb and 512-Mb
technologies for x16 devices and x8 devices.
All supported devices have 4 banks
Configurable optional ECC operation (single bit
Error Correction and multiple bit Error Detection)
Supports up to 16 simultaneous open pages
Supports page sizes of 2 KB, 4 KB, 8 KB, and 16
KB. Page size is individually selected for every
row.
Thermal throttling scheme to selectively throttle
reads and/or writes. Throttling can be triggered by
preset read/write bandwidth limits.
Max of 2 double-sided (4 rows populated) with
unbuffered PC2100 DDR (with or without ECC)
SO-DIMMs (845MZ supports only 200-MHz
DDR).
Largest memory supported is 1 GB (845MZ
supports only up to 512 MB).
System Interrupts
Supports only System Bus interrupt delivery
mechanism
Supports interrupts signaled as upstream Memory
Writes from AGP/PCI (PCI semantics only) and
hub interface
MSI direct to the System Bus
Supports peer MSI between hub interface and AGP
Provides redirection for IPI and upstream
interrupts to the System Bus
Accelerated Graphics Port (AGP) Interface
Supports a single AGP device (either a connector
or on the motherboard)
AGP Support
Supports AGP 2.0 including 1x, 2x, and 4x AGP
data transfers and 2x/4x Fast Write protocol
Supports only 1.5-V AGP electricals
32 deep AGP request queue
PCI semantic (FRAME# initiated) accesses to
DRAM are snooped
High priority access support
Hierarchical PCI configuration mechanism
Delayed transaction support for AGP-to-DRAM
FRAME# semantic reads that can not be serviced
immediately
32-bit upstream address support for inbound AGP
and PCI cycles
32-bit downstream address support for outbound
PCI and Fast Write cycles
AGP Busy/Stop Protocol
AGP Clamping and Sense Amp Control
Hub Interface to ICH3-M
266-MB/s, point-to-point hub interface to ICH3-M
66-MHz base clock
Supports the following traffic types to the ICH3-M
Hub interface-to-AGP memory writes
Hub interface-to-DRAM
CPU-to-hub interface
Messaging
MSI Interrupt messages
Power Management state change
SMI, SCI and SERR error indication
Power Management
SMRAM space remapping to A0000h (128 KB)
Supports extended SMRAM space above 256 MB,
additional 128K/256K/512K TSEG from Top of
Memory, cacheable (cacheability controlled by
CPU)
APM Rev 1.2 compliant power management
Suspend to System Memory
ACPI 2.0 Support
Intel SpeedStep
technology support
Cache coherency with CPU in sleep mode
Dynamic Memory Power-down
Package
Package options
593-pin FC-BGA (37.5 x 37.5 mm)
相關(guān)PDF資料
PDF描述
82845Mx Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845MZ Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845PE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
82845GE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284A Clock Generator and Driver for 8066, 8088 Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82845MX 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845MZ 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845PE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284611SM 制造商:Thomas & Betts 功能描述:
828461-2 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*