- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378217 > 82845MP (INTEL CORP) Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) PDF資料下載
參數(shù)資料
| 型號(hào)： | 82845MP |
| 廠商： | INTEL CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PBGA593 |
| 封裝： | 37.50 X 37.50 MM, FCBGA-593 |
| 文件頁(yè)數(shù)： | 81/157頁(yè) |
| 文件大?。?/td> | 1407K |
| 代理商： | 82845MP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)當(dāng)前第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
81
R
3.7.35.
ERRSTS – Error Status Register – Device #0
Address Offset:
Default Value:
Access:
Size:
C8-C9h
0000h
Read Only, Read/Write Clear
16 bits
This register is used to report various error conditions via the hub interface messages to ICH3-M. An
SERR, SMI, or SCI error message may be generated via the hub interface A on a zero to one transition of
any of these flags when enabled in the PCICMD/ERRCMD, SMICMD, or SCICMD registers
respectively. These bits are set regardless of whether or not the SERR is enabled and generated.
Bit
Description
15:10
Reserved
9
LOCK to non-DRAM Memory Flag (LCKF):
When this bit is set it indicates that a host initiated
LOCK cycle targeting non-DRAM memory space occurred. Software must write a “1” to clear this
status bit.
8:7
Reserved
6
SERR on hub interface A Target Abort (TAHLA):
When this bit is set, the MCH-M has detected that
an MCH-M originated hub interface A cycle was terminated with a Target Abort completion packet or
special cycle. Software must write a “1” to clear this bit.
5
MCH-M Detects Unimplemented hub interface Special Cycle (HIAUSC):
When this bit is set the
MCH-M detected an Unimplemented Special Cycle on the hub interface. Software must write a “1” to
clear this bit.
4
AGP Access Outside of Graphics Aperture Flag (OOGF):
When this bit is set it indicates that an
AGP access occurred to an address that is outside of the graphics aperture range. Software must
write a 1 to clear this status bit.
3
Invalid AGP Access Flag (IAAF):
When this bit is set to 1 it indicates that an AGP access was
attempted outside of the graphics aperture and either to the 640k-1M range or above top of the
memory or illegal aperture access. Software must write a 1 to clear this status bit.
2
Invalid Graphics Aperture Translation Table Entry (ITTEF):
When this bit is set to 1 it indicates
that an invalid translation table entry was returned in response to an AGP access to the graphics
aperture. Software must write a 1 to clear this bit.
1
Multiple-bit DRAM ECC Error Flag (DMERR):
If this bit is set to 1, a memory read data transfer had
an uncorrectable multiple-bit error. When this bit is set the address and device number that caused
the error are logged in the EAP register. Software uses bits [1:0] to detect whether the logged error
address is for Single or Multiple-bit error. Once software completes the error processing, a value of ‘1’
is written to this bit field to clear the value (back to 0) and unlock the error logging mechanism.
0
Single-bit DRAM ECC Error Flag (DSERR):
If this bit is set to 1, a memory read data transfer had a
single-bit correctable error and the corrected data was sent for the access. When this bit is set the
address, channel number, and device number that caused the error are logged in the EAP register.
Once this bit is set the EAP, CN, DN, and ES fields are locked to further single bit error updates until
the processor clears this bit by writing a 1. Software must write a “1” to clear this bit and unlock the
error logging mechanism.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82845Mx | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845MZ | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 82845GE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284A | Clock Generator and Driver for 8066, 8088 Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82845MX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845MZ | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284611SM | 制造商:Thomas & Betts 功能描述: |
| 828461-2 | 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。