參數(shù)資料
型號: 935086530518
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, 16 MHz, MICROCONTROLLER, PQCC68
封裝: PLASTIC, LCC-68
文件頁數(shù): 49/112頁
文件大?。?/td> 693K
代理商: 935086530518
1996 Jun 27
41
Philips Semiconductors
Product specication
8-bit microcontroller with on-chip CAN
P8xC592
13.5.7
ACCEPTANCE CODE REGISTER (ACR)
The Acceptance Code Register is part of the acceptance
filter of the CAN-controller. This register can be accessed
(read/write), if the Reset Request bit is set HIGH (present).
When a message is received which passes the
acceptance test and if there is an empty Receive Buffer,
then the respective Descriptor and Data Field
(see Fig.15) are sequentially stored in this empty buffer.
In the event that there is no empty Receive Buffer, the
Data Overrun bit is set HIGH (overrun); see
Sections 13.5.5 and 13.5.6.
When the complete message has been correctly received
the following occurs:
The Receive Buffer Status bit is set HIGH (full)
If the Receive Interrupt Enable bit is set HIGH (enabled),
the Receive Interrupt is set HIGH (set).
During transmission of a message which passes the
acceptance test, the message is also written to its own
Receive Buffer. If no Receiver Buffer is available, Data
Overrun is signalled because it is not known at the start of
a message whether the CAN-controller will lose arbitration
and so become a receiver of the message.
Table 41 Acceptance Code Register (address 4)
Table 42 Description of the ACR bits
76543210
AC.7
AC.6
AC.5
AC.4
AC.3
AC.2
AC.1
AC.0
BIT
SYMBOL
FUNCTION
7
to
0
AC.7
to
AC.0
Acceptance Code. The Acceptance Code bits (AC.7 to AC.0) and the eight most signicant
bits of the message's Identier (ID.10 to ID.3) must be equal to those bit positions which are
marked relevant by the Acceptance Mask bits (AM.7 to AM.0).
The acceptance is given, if the following equation is satised:
(ID10 ... ID.3) = [(AC.7 ... AC.0) or (AM.7 ... AM.0)] = 1111 1111 B.
13.5.8
ACCEPTANCE MASK REGISTER (AMR)
The Acceptance Mask Register is part of the acceptance
filter of the CAN-controller.
This register can be accessed (read/write) if the Reset
Request bit is set HIGH (present).
The Acceptance Mask Register qualifies which of the
corresponding bits of the acceptance code are ‘relevant’ or
‘don't care’ for acceptance filtering.
Table 43 Acceptance Mask Register (address 5)
Table 44 Description of the AMR bits
76543210
AM.7
AM.6
AM.5
AM.4
AM.3
AM.2
AM.1
AM.0
BIT
SYMBOL
FUNCTION
7
to
0
AM.7
to
AM.0
Acceptance Mask. If the Acceptance Mask bit is:
HIGH (don’t care), then this bit position is ‘don’t care’ for the acceptance of a message.
LOW (relevant), then this bit position is ‘relevant’ for acceptance filtering.
相關(guān)PDF資料
PDF描述
935266795557 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC68
935086530512 8-BIT, 16 MHz, MICROCONTROLLER, PQCC68
935210470512 8-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQCC68
935089010512 8-BIT, 16 MHz, MICROCONTROLLER, PQCC68
935085020512 8-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQCC68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935087-000 制造商:TE Connectivity 功能描述:301A511-51-05/164-0 - Bulk
935087N001 制造商:TE Connectivity 功能描述:301A511-51-05/164-CS7092 制造商:TE Connectivity 功能描述:301A511-51-05/164-CS7092 - Bulk
9350DC-200-0GZZZA 制造商:Siemens 功能描述:
9350DC-200-0ZZZTA 制造商:Siemens 功能描述:
9350DC-200-0ZZZZA 制造商:Siemens 功能描述: