參數(shù)資料
型號： 935242210551
廠商： NXP SEMICONDUCTORS
元件分類： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP160
封裝： PLASTIC, SOT-322, QFP-160
文件頁數(shù)： 121/147頁
文件大小： 526K
代理商： 935242210551
1998 Apr 09
75
Philips Semiconductors
Product specication
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
SAA7146A
1
17 to 118
(964)
16
1111 1111 1 1 1111 1111
FF, 00
18
3
16
18
2212 2212 2 2 2122 2122
44, BB
32
4
1
1222 2222 1 1 2222 2221
01, FE
32
4
1
...
1
23 to 124
(980)
22
1111 2222 1111
0F, F0
32
4
1
1121 1212 1121
1211 2121 1211
AD, 52
32
4
1
VERTICAL
SCALE
RATIO
YACL
COEFFICIENT
SEQUENCE (EXAMPLE)
CYA; CYB
WEIGHT
SUM
DCGY
BCS
(CONTR. | SAT.)
= X/Y
× 64
7.9.2.6
LPI mode (scaling factor range 1 to 1
2; register
bit YACM = 0)
To preserve the signal quality for slight vertical
downscales (scaling factors 1 to 1
2) Linear Phase
Interpolation (LPI) between consecutive lines is
implemented to generate geometrically correct vertical
output lines. Thus, the new geometric position between
lines N and N + 1 can be calculated.
A new output line is calculated by weighting the samples
‘p’ of lines N and N + 1 with the normalized distance to the
newly calculated position:
p(M) = A
× p(N + 1) + (1 A) × p(N); where A = 0 to 6364.
With NOL = Number of Output Lines and NIL = Number of
Input Lines the scaler register bits YSCI (scaling
increment) and YP (scaling start phase) have to be set
according to the following equations:
YSCI = INT [1024 × (N
IL/(NOL 1)] scaling increment
YPx = INT [YSCI
16] scaling start phase (recommended
value).
Fig.22 Calculation of output lines.
handbook, halfpage
MHB107
N
Distance = 1
N
+ 1
I
M
I
A
(1
A)
input lines
new calculated position line
of output line M
The vertical start phase offset is defined by
YP
64 (YP=0to 64):
YP = 0: offset = 0 geometrical position of 1st
lineout = 1st linein
YP = 64: offset = 6464 = 1 geometrical position of
1st lineout = 2nd linein.
Finally 3 special modes are to be emphasized:
1. Bypass (YSCI = 0, YP = 64); each lineout is equivalent
to corresponding linein
2. Low-pass (YSCI = 0, YP < 64); e.g. YP = 32: average
value of 2 lines (1 + zh filter)
3. For processing of interlaced input signals the LPI
mode must be used (ACCU mode would cause ‘line
pairing’ problems). The scaling start phase for odd and
even field have to be set to:
YPeven = 32 × YPodd (line 1 = odd)
In modes 1 and 2 the first input line is fed to the output
(without processing), so that the number of output lines
equals the number of input lines
7.9.2.7
Flip option (Mirror = 1)
For both vertical scaling modes there is a flip option
‘mirroring’ available for input lines with a maximum of
384 pixels. In the case of full screen pictures (e.g.
768
× 576) that have to be flipped, they first have to be
downscaled to 384 pixel/line in the horizontal prescaling
unit and after vertical processing (flipping) they may be
rezoomed to the original 768 pixels/line in the following
VPD.
It should be noted that, when using the flip option, the last
input line can not be displayed at the output.
相關(guān)PDF資料
PDF描述
935242210557 SPECIALTY CONSUMER CIRCUIT, PQFP160
935262922551 SPECIALTY CONSUMER CIRCUIT, PQFP160
935262922557 SPECIALTY CONSUMER CIRCUIT, PQFP160
935242220551 SPECIALTY CONSUMER CIRCUIT, PQFP208
935242220557 SPECIALTY CONSUMER CIRCUIT, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935245650125 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R
935248-90 制造商:JANCO 功能描述:935248-90
9-3525-012 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E
935252-5 制造商:C-H 功能描述:935252-5
935257650112 制造商:NXP Semiconductors 功能描述:SUB ONLY ICSUBS TO 935257650112
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*