- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24836 > 935289802118 (NXP SEMICONDUCTORS) LED DISPLAY DRIVER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | 935289802118 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顯示驅(qū)動器 |
| 英文描述： | LED DISPLAY DRIVER, PDSO28 |
| 封裝： | 4.40 MM, PLASTIC, MO-153, SOT361-1, TSSOP-28 |
| 文件頁數(shù)： | 24/54頁 |
| 文件大?。?/td> | 410K |
| 代理商： | 935289802118 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
PCA9685_2
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 — 16 July 2009
30 of 50
NXP Semiconductors
PCA9685
16-channel, 12-bit PWM Fm+ I2C-bus LED controller
8.3 Acknowledge
The number of data bytes transferred between the START and the STOP conditions from
transmitter to receiver is not limited. Each byte of eight bits is followed by one
acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter,
whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of
each byte. Also a master must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter. The device that acknowledges has to
pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable
LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold
time must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
Fig 18. System conguration
002aaa966
MASTER
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER/
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER/
RECEIVER
SDA
SCL
I2C-BUS
MULTIPLEXER
SLAVE
Fig 19. Acknowledgement on the I2C-bus
002aaa987
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
data output
by transmitter
data output
by receiver
SCL from master
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935288883112 | DATACOM, INTERFACE CIRCUIT, PDSO8 |
| 935288883115 | DATACOM, INTERFACE CIRCUIT, PDSO8 |
| 935288883118 | DATACOM, INTERFACE CIRCUIT, PDSO8 |
| 935085330112 | DATACOM, INTERFACE CIRCUIT, PDSO8 |
| 935085330115 | DATACOM, INTERFACE CIRCUIT, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9-3528-TP | 制造商:Keystone Electronics Corp 功能描述: |
| 935290014599 | 制造商:NXP Semiconductors 功能描述:KIT OM12097 |
| 935290808118 | 制造商:NXP Semiconductors 功能描述:IC ANALOG SWITCH 8CH 16TSSOP |
| 935290809118 | 制造商:NXP Semiconductors 功能描述:IC ANALOG SWITCH SPDT 16TSSOP |
| 935290874112 | 制造商:NXP Semiconductors 功能描述:IC PWR AMP I2C BUS CTRL DBS27P |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。