- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25516 > 954101DGLFT (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號(hào)： | 954101DGLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 0.240 INCH, 0.020 INCH PITCH, GREEN, MO-153, TSSOP-56 |
| 文件頁數(shù)： | 15/21頁 |
| 文件大?。?/td> | 251K |
| 代理商： | 954101DGLFT |
3
Integrated
Circuit
Systems, Inc.
ICS954101
0815F—08/15/05
Pin Description (Continued)
Pin #
PIN NAME
TYPE
DESCRIPTION
29
GND
PWR
Ground pin.
30
SRCCLKC5
OUT
Complement clock of differential SRC clock pair.
31
SRCCLKT5
OUT
True clock of differential SRC clock pair.
32
SRCCLKC6
OUT
Complement clock of differential SRC clock pair.
33
SRCCLKT6
OUT
True clock of differential SRC clock pair.
34
VDDSRC
PWR
Supply for SRC clocks, 3.3V nominal
35
CPUCLKC2_ITP/SRCCLKC_7
OUT
Complimentary clock of CPU_ITP/SRC differential pair CPU_ITP/SRC
output. These are current mode outputs. External resistors are required
for voltage bias. Selected by ITP_EN input.
36
CPUCLKT2_ITP/SRCCLKT_7
OUT
True clock of CPU_ITP/SRC differential pair CPU_ITP/SRC output. These
are current mode outputs. External resistors are required for voltage bias.
Selected by ITP_EN input.
37
VDDA
PWR
3.3V power for the PLL core.
38
GNDA
PWR
Ground pin for the PLL core.
39
IREF
OUT
This pin establishes the reference current for the differential current-mode
output pairs. This pin requires a fixed precision resistor tied to ground in
order to establish the appropriate current. 475 ohms is the standard value.
40
CPUCLKC1
OUT
Complimentary clock of differential pair CPU outputs. These are current
mode outputs. External resistors are required for voltage bias.
41
CPUCLKT1
OUT
True clock of differential pair CPU outputs. These are current mode
outputs. External resistors are required for voltage bias.
42
VDDCPU
PWR
Supply for CPU clocks, 3.3V nominal
43
CPUCLKC0
OUT
Complimentary clock of differential pair CPU outputs. These are current
mode outputs. External resistors are required for voltage bias.
44
CPUCLKT0
OUT
True clock of differential pair CPU outputs. These are current mode
outputs. External resistors are required for voltage bias.
45
GND
PWR
Ground pin.
46
SCLK
IN
Clock pin of SMBus circuitry, 5V tolerant.
47
SDATA
I/O
Data pin for SMBus circuitry, 5V tolerant.
48
VDDREF
PWR
Ref, XTAL power supply, nominal 3.3V
49
X2
OUT
Crystal output, Nominally 14.318MHz
50
X1
IN
Crystal input, Nominally 14.318MHz.
51
GND
PWR
Ground pin.
52
REFOUT
OUT
Reference Clock output
53
FS_C/TEST_SEL
IN
3.3V tolerant input for CPU frequency selection. Low voltage threshold
inputs, see input electrical characteristics for Vil_FS and Vih_FS values.
TEST_Sel: 3-level latched input to enable test mode.
Refer to Test Clarification Table
54
PCICLK0
OUT
PCI clock output.
55
PCICLK1
OUT
PCI clock output.
56
PCICLK2
OUT
PCI clock output.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 954101YFLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954101YGLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954119DFLF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954119DFLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954201BG | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 954103-000 | 制造商:TE Connectivity 功能描述:Conn Triaxial 制造商:TE Connectivity 功能描述:D-621-0038CS1271 - Bulk |
| 9541030000 | 制造商:Weidmuller 功能描述:NEXT 30/30/20 3GP PAINTED -EA - Bulk |
| 954-103-5006 | 制造商:Amphenol Corporation 功能描述:SC CONNECTOR, CERAMIC FERRULE, 126UM ANGLE - Bulk 制造商:Amphenol RF 功能描述:Conn SC Adapter Single Mode F/F ST Panel Mount |
| 954103EF | 制造商:Integrated Device Technology Inc 功能描述:954103EF - Rail/Tube |
| 954103EFLN | 制造商:Integrated Device Technology Inc 功能描述:954103EFLN - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。