- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄42519 > 97042-99 (PEREGRINE SEMICONDUCTOR CORP) PHASE LOCKED LOOP, 300 MHz, UUC PDF資料下載
參數(shù)資料
| 型號(hào)： | 97042-99 |
| 廠商： | PEREGRINE SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, 300 MHz, UUC |
| 封裝： | DIE |
| 文件頁(yè)數(shù)： | 7/11頁(yè) |
| 文件大?。?/td> | 456K |
| 代理商： | 97042-99 |
Product Specification
PE97042
Page 5 of 11
Document No. 70-0236-05
│ www.psemi.com
2007-2011 Peregrine Semiconductor Corp. All rights reserved.
Table 6. AC Characteristics: VDD = 3.3 V, -40 °C < TA < 85 °C, unless otherwise specified
Notes: 1. Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk
specification.
2. CMOS logic levels can be used to drive the reference input. If the VDD of the CMOS driver matches the VDD of PLL IC, then the reference
input can be DC coupled. Otherwise, the reference input should be AC coupled.
3. Parameter is guaranteed through characterization only and is not tested.
4. Parameters below are not tested for die sales. These parameters are verified during the element evaluation.
Symbol
Parameter
Conditions
Min
Typical
Max
Units
Control Interface and Latches (see Figures 1 and 9)
fClk
CLOCK Serial data clock frequency
(Note 1)
10
MHz
tClkH
CLOCK Serial clock HIGH time
30
ns
tClkL
CLOCK Serial clock LOW time
30
ns
tDSU
DATA set-up time after CLOCK rising edge
10
ns
tDHLD
DATA hold time after CLOCK rising edge
10
ns
tPW
S_WR pulse width
30
ns
tCWR
CLOCK rising edge to S_WR rising edge.
30
ns
tCE
CLOCK falling edge to E_WR transition
30
ns
tWRC
S_WR falling edge to CLOCK rising edge.
30
ns
tEC
E_WR transition to CLOCK rising edge
30
ns
tMDO
MSEL data out delay after FIN rising edge
CL = 12 pf
8
ns
Main Divider (Including Prescaler)4
PFin
Input level range
External AC coupling
275 MHz
≤ Freq ≤ 3.2 GHz
-5
5
dBm
External AC coupling
3.2 GHz < Freq
≤ 3.5 GHz
3.15 V
≤ V
DD ≤ 3.45 V
0
5
dBm
Main Divider (Prescaler Bypassed)4
FIN
Operating frequency
50
300
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Reference Divider
FR
Operating frequency
(Note 3)
100
MHz
PFr
Reference input power2
Single-ended input
-2
10
dBm
Phase Detector
fc
Comparison frequency
(Note 3)
50
MHz
SSB Phase Noise (Fin = 1.9 GHz, fr = 20 MHz, fc = 20 MHz, LBW = 50 kHz, VDD = 3.3 V, Temp = 25 C)
4
N
Phase Noise
100 Hz Offset
-89
dBc/Hz
N
Phase Noise
1 kHz Offset
-95
dBc/Hz
N
Phase Noise
10 kHz Offset
-102
dBc/Hz
SSB Phase Noise (Fin = 1.9 GHz, fr = 20 MHz, fc = 20 MHz, LBW = 50 kHz, VDD = 3.0 V, Temp = 25 C)
4
N
Phase Noise
100 Hz Offset
-87
dBc/Hz
N
Phase Noise
1 kHz Offset
-94
dBc/Hz
N
Phase Noise
10 kHz Offset
-101
dBc/Hz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 97050-1020 | PZA320, IC SOCKET |
| 97050-2121 | PZA320, IC SOCKET |
| 97050-1021 | PZA320, IC SOCKET |
| 97050-2120 | PZA320, IC SOCKET |
| 97050-4120 | PZA320, IC SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 97043-00000 | 功能描述:PELTOR SPORT SOUNDTRAP/TACTICAL 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| 97043002 | 制造商:Laird Technologies Inc 功能描述:CSTR STR BF |
| 970433-000 | 制造商:TE Connectivity 功能描述:D-106-6025CS1241 制造商:TE Connectivity 功能描述:D-106-6025CS1241 - Bulk |
| 970437-000 | 制造商:TE Connectivity 功能描述:Shrink Boot Adapters 45 制造商:TE Connectivity 功能描述:TXR40AB45-2214AI-CS8348 - Bulk |
| 97043805 | 制造商:Laird Technologies Inc 功能描述:AP STR CDY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。