- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25566 > 9FGP202AKLFT (INTEGRATED DEVICE TECHNOLOGY INC) 33.33 MHz, OTHER CLOCK GENERATOR, PQCC40 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9FGP202AKLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 33.33 MHz, OTHER CLOCK GENERATOR, PQCC40 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MLF-40 |
| 文件頁(yè)數(shù)： | 4/18頁(yè) |
| 文件大?。?/td> | 137K |
| 代理商： | 9FGP202AKLFT |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
12
Integrated
Circuit
Systems, Inc.
ICS9FGP202A
1339C—09/14/09
General SMBus serial interface information for the ICS9FGP202A
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address *D0
(H)
ICS clock will
acknowledge
Controller (host) sends the begining byte location = N
ICS clock will
acknowledge
Controller (host) sends the data byte count = X
ICS clock will
acknowledge
Controller (host) starts sending
Byte N through
Byte N + X -1
(see Note 2)
ICS clock will
acknowledge each byte one at a time
Controller (host) sends a Stop bit
How to Read:
Controller (host) will send start bit.
Controller (host) sends the write address *D0
(H)
ICS clock will
acknowledge
Controller (host) sends the begining byte
location = N
ICS clock will
acknowledge
Controller (host) will send a separate start bit.
Controller (host) sends the read address *D1
(H)
ICS clock will
acknowledge
ICS clock will send the data byte count = X
ICS clock sends
Byte N + X -1
ICS clock sends
Byte 0 through byte X (if X
(H)
was written to byte 8).
Controller (host) will need to acknowledge each byte
Controllor (host) will send a not acknowledge bit
Controller (host) will send a stop bit
ICS (Slave/Receiver)
T
WR
ACK
P
Byte N + X - 1
Data Byte Count = X
Beginning Byte N
stoP bit
X
By
te
Index Block Write Operation
Slave Address *D0(H)
Beginning Byte = N
WRite
starT bit
Controller (Host)
T
starT bit
WR
WRite
RT
Repeat starT
RD
ReaD
Beginning Byte N
Byte N + X - 1
N
Not acknowledge
PstoP bit
ICS (Slave/Receiver)
Controller (Host)
X
B
y
te
ACK
Data Byte Count = X
ACK
Slave Address *D1(H)
Index Block Read Operation
Slave Address *D0(H)
Beginning Byte = N
ACK
* By default, SMBADR = 0,
therefore, SMBus WRITE/READ address is D0/D1.
Please see SMBus Address Selection table on page 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9G100 | ACTIVE DELAY LINE, TRUE OUTPUT, CDIP4 |
| 9G125S | ACTIVE DELAY LINE, TRUE OUTPUT, CDIP4 |
| 9G125 | ACTIVE DELAY LINE, TRUE OUTPUT, CDIP4 |
| 9G150 | ACTIVE DELAY LINE, TRUE OUTPUT, CDIP4 |
| 9G35 | ACTIVE DELAY LINE, TRUE OUTPUT, CDIP4 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9FGP204 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Frequency Timing Generator for Peripherals |
| 9FGP204BKLF | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 CK-MNG SERVER PERIPH ERAL CLOCK RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9FGP204BKLFT | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 CK-MNG SERVER PERIPH ERAL CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9FGP205 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Frequency Timing Generator for Peripherals |
| 9FGP205AKLF | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 CK-MNG+ w/Wake-On- Lan RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。