
Pinout and Signal Description
Signal Descriptions
MC9S12T64Revision 1.1.1
MOTOROLA
Pinout and Signal Description
For More Information On This Product,
Go to: www.freescale.com
71
ADDR0 / DATA0
ADDR1 / DATA1
ADDR2 / DATA2
ADDR3 / DATA3
ADDR4 / DATA4
ADDR5 / DATA5
ADDR6 / DATA6
ADDR7 / DATA7
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7
VDDR
VDDR
VDDR
VDDR
VDDR
VDDR
VDDR
VDDR
20
21
22
23
24
25
26
27
External bus pins share function with general-purpose
I/O port B. In single chip modes, the pins can be used
for general-purpose I/O. In expanded modes, the pins
are used for the external address and data buses.
RESET
RESET
VDDR
28
An active low bidirectional control signal, RESET acts as
an input to initialize the MCU to a known start-up state,
and an output when COP or clock monitor or LVD
causes a reset.
Crystal driver and external clock input pins. On reset all
the device clocks are derived from the EXTAL input
frequency. XTAL is the crystal output.
2.5V PLL ground
External PLL Filter Capacitor
2.5V PLL supply
5V Voltage Regulator and I/O Supply
5V Voltage Regulator and I/O Ground
Emulation Chip select/ROMONE pin shares function
with general-purpose I/O port.
The XIRQ input provides a means of requesting a
nonmaskable interrupt after reset initialization. Because
it is level sensitive, it can be connected to a
multiple-source wired-OR network.
Maskable interrupt request input provides a means of
applying asynchronous interrupt requests to the MCU.
Either falling edge-sensitive triggering or level-sensitive
triggering is program selectable (IRQCR register).
Indicates direction of data on expansion bus. Shares
function with general-purpose I/O. Read/write in
expanded modes.
Low byte strobe (0 = low byte valid), in all modes this pin
can be used as I/O. Pin function TAGLO used in
instruction low byte tagging.
E Clock is the output connection for the external bus
clock. ECLK is used as a timing reference and for
address demultiplexing.
EXTAL
EXTAL
VDDPLL
29
XTAL
XTAL
VDDPLL
30
VSSPLL
XFC
VDDPLL
VDDR
VSSR
–
31
32
33
34
35
VDDPLL
–
VDDR
VSSR
ECS/ROMONE
PK7
VDDR
36
XIRQ
PE0
VDDR
37
IRQ
PE1
VDDR
38
R/W
PE2
VDDR
39
LSTRB / TAGLO
PE3
VDDR
40
ECLK
PE4
VDDR
41
Table 13 MC9S12T64 Signal Description Summary (Continued)
Pin Function
Pin NamePoby
Pin
Number
Description
F
Freescale Semiconductor, Inc.
n
.