Table 2-36 A14100A, A14V100A Worst-" />
參數(shù)資料
型號: A14100A-1BG313C
廠商: Microsemi SoC
文件頁數(shù): 43/90頁
文件大?。?/td> 0K
描述: IC FPGA 10K GATES 313-BGA
標(biāo)準(zhǔn)包裝: 24
系列: ACT™ 3
LAB/CLB數(shù): 1377
輸入/輸出數(shù): 228
門數(shù): 10000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 313-BBGA
供應(yīng)商設(shè)備封裝: 313-PBGA(35x35)
Detailed Specifications
2- 40
R e visio n 3
A14100A, A14V100A Timing Characteristics (continued)
Table 2-36 A14100A, A14V100A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
I/O Module – TTL Output Timing1
–3 Speed2 –2 Speed2 –1 Speed Std. Speed 3.3 V Speed1 Units
Parameter/Description
Min. Max. Min. Max. Min. Max. Min. Max.
Min.
Max.
tDHS
Data to Pad, High Slew
5.0
5.6
6.4
7.5
9.8
ns
tDLS
Data to Pad, Low Slew
8.0
9.0
10.2
12.0
15.6
ns
tENZHS Enable to Pad, Z to H/L, High Slew
4.0
4.5
5.1
6.0
7.8
ns
tENZLS Enable to Pad, Z to H/L, Low Slew
7.4
8.3
9.4
11.0
14.3
ns
tENHSZ Enable to Pad, H/L to Z, High Slew
8.0
9.0
10.2
12.0
15.6
ns
tENLSZ Enable to Pad, H/L to Z, Low Slew
7.4
8.3
9.4
11.0
14.3
ns
tCKHS
IOCLK Pad to Pad H/L, High Slew
9.5
10.5
12.0
15.6
ns
tCKLS
IOCLK Pad to Pad H/L, Low Slew
12.8
15.3
17.0
22.1
ns
dTLHHS Delta Low to High, High Slew
0.02
0.03
0.04
ns/pF
dTLHLS Delta Low to High, Low Slew
0.05
0.06
0.07
0.09
ns/pF
dTHLHS Delta High to Low, High Slew
0.04
0.05
0.07
ns/pF
dTHLLS Delta High to Low, Low Slew
0.05
0.06
0.07
0.09
ns/pF
I/O Module – CMOS Output Timing1
tDHS
Data to Pad, High Slew
6.2
7.0
7.9
9.3
12.1
ns
tDLS
Data to Pad, Low Slew
11.7
13.1
14.9
17.5
22.8
ns
tENZHS Enable to Pad, Z to H/L, High Slew
5.2
5.9
6.6
7.8
10.1
ns
tENZLS Enable to Pad, Z to H/L, Low Slew
8.9
10.0
11.3
13.3
17.3
ns
tENHSZ Enable to Pad, H/L to Z, High Slew
8.0
9.0
10.0
12.0
15.6
ns
tENLSZ Enable to Pad, H/L to Z, Low Slew
7.4
8.3
9.4
11.0
14.3
ns
tCKHS
IOCLK Pad to Pad H/L, High Slew
10.4
12.4
13.8
17.9
ns
tCKLS
IOCLK Pad to Pad H/L, Low Slew
14.5
17.4
19.3
25.1
ns
dTLHHS Delta Low to High, High Slew
0.04
0.05
0.06
0.08
ns/pF
dTLHLS Delta Low to High, Low Slew
0.07
0.08
0.09
0.11
0.14
ns/pF
dTHLHS Delta High to Low, High Slew
0.03
0.04
0.05
ns/pF
dTHLLS Delta High to Low, Low Slew
0.04
0.05
0.07
ns/pF
Notes: *
1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at
相關(guān)PDF資料
PDF描述
93AA46AT-I/MNY IC EEPROM SER 1K 1.8V 8TDFN
93LC46BT-I/MNY IC EEPROM SER 1K 2.5V 8TDFN
93LC46AT-I/MNY IC EEPROM SER 1K 2.5V 8TDFN
93C46BT-I/MNY IC EEPROM SER 1K 4.5V 8TDFN
93C46AT-I/MNY IC EEPROM SER 1K 4.5V 8TDFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A14100A-1BG313I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A14100A-1CQ256B 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 10K GATES 1377 CELLS 125MHZ 0.8UM 5V 256CQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 10K GATES 256-CQFP MIL
A14100A-1CQ256BX3 制造商:Microsemi Corporation 功能描述:FPGA,ACT3 FAMILY,OTP DEVICE,5V SINGLE LOT DATE CODE - Trays
A14100A-1CQ256C 功能描述:IC FPGA 10K GATES 256-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A14100A-1CQ256E 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:HiRel FPGAs