參數(shù)資料
型號(hào): A1460A-1PG207C
廠商: Microsemi SoC
文件頁(yè)數(shù): 3/90頁(yè)
文件大?。?/td> 0K
描述: IC FPGA 6K GATES 207-CPGA
標(biāo)準(zhǔn)包裝: 10
系列: ACT™ 3
LAB/CLB數(shù): 848
輸入/輸出數(shù): 168
門數(shù): 6000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 通孔
工作溫度: 0°C ~ 70°C
封裝/外殼: 207-BCPGA
供應(yīng)商設(shè)備封裝: 207-CPGA(44.96x44.96)
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 -3
The S-module contains a full implementation of the C-module plus a clearable sequential element that
can either implement a latch or flip-flop function. The S-module can therefore implement any function
implemented by the C-module. This allows complex combinatorial-sequential functions to be
implemented with no delay penalty. The Designer Series Development System will automatically
combine any C-module macro driving an S-module macro into the S-module, thereby freeing up a logic
module and eliminating a module delay.
The clear input CLR is accessible from the routing channel. In addition, the clock input may be connected
to one of three clock networks: CLKA, CLKB, or HCLK. The C-module and S-module functional
descriptions are shown in Figure 2-2 and Figure 2-3 on page 2-2. The clock selection is determined by a
multiplexer select at the clock input to the S-module.
I/Os
I/O Modules
I/O modules provide an interface between the array and the I/O Pad Drivers. I/O modules are located in
the array and access the routing channels in a similar fashion to logic modules. The I/O module
schematic is shown in Figure 4. The signals DataIn and DataOut connect to the I/O pad driver.
Each I/O module contains two D-type flip-flops. Each flip-flop is connected to the dedicated I/O clock
(IOCLK). Each flip-flop can be bypassed by nonsequential I/Os. In addition, each flip-flop contains a data
enable input that can be accessed from the routing channels (ODE and IDE). The asynchronous
preset/clear input is driven by the dedicated preset/clear network (IOPCL). Either preset or clear can be
selected individually on an I/O module by I/O module basis.
Figure 2-4
Functional Diagram for I/O Module
D
DATAOUT
D
Q
CLR/PRE
DATAIN
IOCLK
IOPCL
Y
D
Q
CLR/PRE
ODE
MUX
1
0
MUX
1
0
MUX
0
1
MUX
3
0
1
2
S1
S0
相關(guān)PDF資料
PDF描述
EP4SGX70DF29I4 IC STRATIX IV FPGA 70K 780FBGA
EP4SGX70DF29C3 IC STRATIX IV FPGA 70K 780FBGA
EP1S40F1020C7 IC STRATIX FPGA 40K LE 1020-FBGA
ASC49DRES-S93 CONN EDGECARD 98POS .100 EYELET
EP2S60F672C4 IC STRATIX II FPGA 60K 672-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1460A-1PG207M 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 Family 6K Gates 848 Cells 125MHz 0.8um Technology 5V 207-Pin CPGA 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 6K GATES 848 CELLS 125MHZ 0.8UM 5V 207CPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 6K GATES 207-CPGA
A1460A-1PG256B 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:HiRel FPGAs
A1460A-1PG256C 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:HiRel FPGAs
A1460A-1PG256E 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:HiRel FPGAs
A1460A-1PG256M 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:HiRel FPGAs