- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4347 > A1460A-1PG207C (Microsemi SoC)IC FPGA 6K GATES 207-CPGA PDF資料下載
參數(shù)資料
| 型號(hào)： | A1460A-1PG207C |
| 廠商： | Microsemi SoC |
| 文件頁數(shù)： | 5/90頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA 6K GATES 207-CPGA |
| 標(biāo)準(zhǔn)包裝： | 10 |
| 系列： | ACT™ 3 |
| LAB/CLB數(shù)： | 848 |
| 輸入/輸出數(shù)： | 168 |
| 門數(shù)： | 6000 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 通孔 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 207-BCPGA |
| 供應(yīng)商設(shè)備封裝： | 207-CPGA（44.96x44.96） |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 -5
Dedicated Clocks
Dedicated clock networks support high performance by providing sub-nanosecond skew and guaranteed
performance. Dedicated clock networks contain no programming elements in the path from the I/O Pad
Driver to the input of S-modules or I/O modules. There are two dedicated clock networks: one for the
array registers (HCLK), and one for the I/O registers (IOCLK). The clock networks are accessed by
special I/Os.
The routed clock networks are referred to as CLK0 and CLK1. Each network is connected to a clock
module (CLKMOD) that selects the source of the clock signal and may be driven as follows (Figure 2-6):
Externally from the CLKA pad
Externally from the CLKB pad
Internally from the CLKINA input
Internally from the CLKINB input
The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal
clock track are located in each horizontal routing channel. The function of the clock module is determined
by the selection of clock macros from the macro library. The macro CLKBUF is used to connect one of
the two external clock pins to a clock network, and the macro CLKINT is used to connect an internally
generated clock signal to a clock network. Since both clock networks are identical, the user does not care
whether CLK0 or CLK1 is being used. Routed clocks can also be used to drive high fanout nets like
resets, output enables, or data enables. This saves logic modules and results in performance increases
in some cases.
Routing Structure
The ACT 3 architecture uses vertical and horizontal routing tracks to connect the various logic and I/O
modules. These routing tracks are metal interconnects that may either be of continuous length or broken
into segments. Segments can be joined together at the ends using antifuses to increase their lengths up
to the full length of the track.
Figure 2-6
Clock Networks
CLKB
CLKA
FROM
PADS
CLOCK
DRIVERS
CLKMOD
CLKINB
CLKINA
S0
S1
INTERNAL
SIGNAL
CLKO(17)
CLKO(16)
CLKO(15)
CLKO(2)
CLKO(1)
CLOCK TRACKS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP4SGX70DF29I4 | IC STRATIX IV FPGA 70K 780FBGA |
| EP4SGX70DF29C3 | IC STRATIX IV FPGA 70K 780FBGA |
| EP1S40F1020C7 | IC STRATIX FPGA 40K LE 1020-FBGA |
| ASC49DRES-S93 | CONN EDGECARD 98POS .100 EYELET |
| EP2S60F672C4 | IC STRATIX II FPGA 60K 672-FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A1460A-1PG207M | 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 Family 6K Gates 848 Cells 125MHz 0.8um Technology 5V 207-Pin CPGA 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 6K GATES 848 CELLS 125MHZ 0.8UM 5V 207CPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 6K GATES 207-CPGA |
| A1460A-1PG256B | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:HiRel FPGAs |
| A1460A-1PG256C | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:HiRel FPGAs |
| A1460A-1PG256E | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:HiRel FPGAs |
| A1460A-1PG256M | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:HiRel FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。