- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄352476 > A42MX16-1CQ100M (Electronic Theatre Controls, Inc.) IC I2C PROG PENTA ULDO 20-MLP PDF資料下載
參數(shù)資料
| 型號(hào)： | A42MX16-1CQ100M |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | IC I2C PROG PENTA ULDO 20-MLP |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁(yè)數(shù)： | 108/120頁(yè) |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX16-1CQ100M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)當(dāng)前第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
88
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.13.5.6
Timer2 Registers
Timer2 has five control/mode registers, an interrupt flag register, a modulator receive and trans-
mit buffer register, a 16-bit compare register, and a 16-bit capture register.
3.13.5.7
Timer2 Control Register A – T2CRA
Bit 7 - T2E: Timer2 Enable Bit
This bit controls the Timer2 block. The T2E bit must be written to logic one to enable Timer2,
and if the T2E bit is written to logic zero, the Timer2 is disabled.
Bit 6 - T2TS: Timer2 Toggle with Start Bit
The T2TS bit must be written to logic one if the modulator output of Timer2 is toggled when the
timer is enabled with T2E. If the T2TS bit is written to logic zero, the modulator output of Timer2
is not toggled with the timer enabled.
Bit 5 - T2ICS: Timer Input Capture Select Bit
The T2ICS bit selects the input capture signal of the Timer2, shown in Table 3-37.
Bit4 - Res: Reserved Bit
This bit is reserved bit at the ATA6289 and will always read as zero.
Bit 3 - T2CRM: Timer2 Compare Reset Mask Bit
The T2CRM bit must be written to logic one to enable the counter reset if a match of the counter
with the compare register occurs, and if the T2CRM bit is written to logic zero, the counter reset
is disabled.
Bit 2 - T2CR: Timer2 Counter Reset
The T2CR Bit resets the Counter2 asynchronously if this bit is set to logic 1.
Bit 1 - T2CTM: Timer2 Compare Toggle Mask Bit
The T2CTM bit must be written to logic one to enable the compare toggle, and if the T2CTM bit
is written to logic zero, the compare toggle is disabled. A match of the counter with the compare
register toggles the output flip-flop in the modulator of the Timer2.
Bit 0 - T2OTM: Timer2 Overflow Toggle Mask Bit
The T2OTM bit must be written to logic one to enable the overflow toggle, and if the T2OTM bit
is written to logic zero, the overflow toggle is disabled. A counter overflow toggles the output
flip-flop in the modulator of the Timer2.
Bit
7
6
543
2
1
0
T2E
T2TS
T2ICS
T2CRM
T2CR
T2CTM
T2OTM
T2CRA
Read/Write
R/WR/W
R/W
R
R/WR/W
Initial Value
0
000
0
Table 3-37.
Input Capture Signal Select Bit Description
T2ICS
Description
0CLKT1
1T2ICP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX16-1PL100 | 40MX and 42MX FPGA Families |
| A42MX16-1PL100A | IC TVS BI-DIR 5V 350W SOD-323 |
| A42MX16-1PL100B | 40MX and 42MX FPGA Families |
| A42MX16-1PL100ES | 40MX and 42MX FPGA Families |
| A42MX16-1PL100I | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-1PL100 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。