- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352476 > A42MX16-1CQ100M (Electronic Theatre Controls, Inc.) IC I2C PROG PENTA ULDO 20-MLP PDF資料下載
參數(shù)資料
| 型號： | A42MX16-1CQ100M |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | IC I2C PROG PENTA ULDO 20-MLP |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 45/120頁 |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX16-1CQ100M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
30
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
Bit 4 - CCS: Core Clock Select Bit
This bit selects between FRC-oscillator clock and all other clock sources. The CCS bit must be
written to logic one to enable the mode selected with the CMM[1..0] bits. If the CCS bit is written
to logic zero, the FRC-oscillator clock is enabled. When the CCS bit is logic one, the CMM[1..0]
bits in CMCR must not be changed. After external clock fail detection the CCS bit is written to
zero.
Bit 3 - CMONEN: Clock MONitoring ENable
This bit controls the clock monitoring. The CMONEN bit must be written to logic one to enable
the clock monitoring, if the CMONEN bit is written to logic zero, clock monitoring is always
disabled.
Bit 2 - SRCD: Slow RC oscillator (SRC) Disable Bit
This bit controls the SRC oscillator used as clock source for the WatchDog (also called as
WDRC). The SRCD bit must be written to logic one to disable (stop) the SRC, and if the SRCD
bit is written to logic zero, the SRC is always enabled (running). The SRC-oscillator cannot be
disabled if the fuse bit WDRCON is programmed.
Bits 1..0 - CMM1..0: Clock Management Mode Bits 1 - 0
These bits select the input clock source (CL) of the System Clock Prescaler. Bits CMM1 and
CMM0 are not affected by an external clock fail. Before changing the CMM1..0 bits, CCS must
first be cleared. After the CMM1..0 bits have been changed, CCS can be set to logic one.
Table 3-3.
External Clock Input Select Bit Description
ECINS
Description
0PC0
→External Input clock 0 (ECIN0)
1PD4
→External Input clock 1 (ECIN1)
Table 3-4.
Core Clock Select Bit Description
CCS
Description
0
The FRC-oscillator generates CL
1
The SRC-oscillator or an external clock source (ECL) generates dependent on the
setting of CMM[1..0] bits.
Table 3-5.
Clock Source of the System Clock Prescaler Select Bit Description
Mode
Clock Source for System Clock Prescaler (CL)
CMM1
CMM0
CCS = 0
CCS = 1
0
FRC
Reserved
1
0
1
FRC
Reserved
21
0
FRC
SRC
31
1
FRC
ECL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX16-1PL100 | 40MX and 42MX FPGA Families |
| A42MX16-1PL100A | IC TVS BI-DIR 5V 350W SOD-323 |
| A42MX16-1PL100B | 40MX and 42MX FPGA Families |
| A42MX16-1PL100ES | 40MX and 42MX FPGA Families |
| A42MX16-1PL100I | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-1PL100 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。