- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352476 > A42MX16-1PL100 (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號： | A42MX16-1PL100 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 108/120頁 |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX16-1PL100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁當(dāng)前第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
88
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.13.5.6
Timer2 Registers
Timer2 has five control/mode registers, an interrupt flag register, a modulator receive and trans-
mit buffer register, a 16-bit compare register, and a 16-bit capture register.
3.13.5.7
Timer2 Control Register A – T2CRA
Bit 7 - T2E: Timer2 Enable Bit
This bit controls the Timer2 block. The T2E bit must be written to logic one to enable Timer2,
and if the T2E bit is written to logic zero, the Timer2 is disabled.
Bit 6 - T2TS: Timer2 Toggle with Start Bit
The T2TS bit must be written to logic one if the modulator output of Timer2 is toggled when the
timer is enabled with T2E. If the T2TS bit is written to logic zero, the modulator output of Timer2
is not toggled with the timer enabled.
Bit 5 - T2ICS: Timer Input Capture Select Bit
The T2ICS bit selects the input capture signal of the Timer2, shown in Table 3-37.
Bit4 - Res: Reserved Bit
This bit is reserved bit at the ATA6289 and will always read as zero.
Bit 3 - T2CRM: Timer2 Compare Reset Mask Bit
The T2CRM bit must be written to logic one to enable the counter reset if a match of the counter
with the compare register occurs, and if the T2CRM bit is written to logic zero, the counter reset
is disabled.
Bit 2 - T2CR: Timer2 Counter Reset
The T2CR Bit resets the Counter2 asynchronously if this bit is set to logic 1.
Bit 1 - T2CTM: Timer2 Compare Toggle Mask Bit
The T2CTM bit must be written to logic one to enable the compare toggle, and if the T2CTM bit
is written to logic zero, the compare toggle is disabled. A match of the counter with the compare
register toggles the output flip-flop in the modulator of the Timer2.
Bit 0 - T2OTM: Timer2 Overflow Toggle Mask Bit
The T2OTM bit must be written to logic one to enable the overflow toggle, and if the T2OTM bit
is written to logic zero, the overflow toggle is disabled. A counter overflow toggles the output
flip-flop in the modulator of the Timer2.
Bit
7
6
543
2
1
0
T2E
T2TS
T2ICS
T2CRM
T2CR
T2CTM
T2OTM
T2CRA
Read/Write
R/WR/W
R/W
R
R/WR/W
Initial Value
0
000
0
Table 3-37.
Input Capture Signal Select Bit Description
T2ICS
Description
0CLKT1
1T2ICP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX16-1PL100A | IC TVS BI-DIR 5V 350W SOD-323 |
| A42MX16-1PL100B | 40MX and 42MX FPGA Families |
| A42MX16-1PL100ES | 40MX and 42MX FPGA Families |
| A42MX16-1PL100I | 40MX and 42MX FPGA Families |
| A42MX16-1PL100M | IC TVS BI-DIR 24V 350W SOD-323 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-1PL100A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100M | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。