參數(shù)資料
型號: A42MX16-PL84I
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 43/116頁
文件大?。?/td> 3110K
代理商: A42MX16-PL84I
v5.0
43
40MX and 42MX FPGA Families
A40MX04 Timing Characteristics (Nominal 3.3V Operation)
(Worst-Case Commercial Conditions, V
CC
= 3.0V, T
J
= 70
°
C)
‘–
3
Speed
‘–
2
Speed
‘–
1
Speed
Std
Speed
‘–
F
Speed
Parameter Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Units
Logic Module Propagation Delays
t
PD1
Single Module
1.7
2.0
2.3
2.7
3.7
ns
t
PD2
Dual-Module Macros
3.7
4.3
4.9
5.7
8.0
ns
t
CO
Sequential Clock-to-Q
1.7
2.0
2.3
2.7
3.7
ns
t
GO
Latch G-to-Q
1.7
2.0
2.3
2.7
3.7
ns
t
RS
Logic Module Predicted Routing Delays
1
Flip-Flop (Latch) Reset-to-Q
1.7
2.0
2.3
2.7
3.7
ns
t
RD1
FO=1 Routing Delay
1.9
2.2
2.5
3.0
4.2
ns
t
RD2
FO=2 Routing Delay
2.7
3.1
3.5
4.1
5.7
ns
t
RD3
FO=3 Routing Delay
3.4
3.9
4.4
5.2
7.3
ns
t
RD4
FO=4 Routing Delay
4.1
4.8
5.4
6.3
8.9
ns
t
RD8
Logic Module Sequential Timing
2
FO=8 Routing Delay
7.1
8.1
9.2
10.9
15.2
ns
t
SUD
t
HD3
Flip-Flop (Latch) Data Input Set-Up
4.3
5.0
5.6
6.6
9.2
ns
Flip-Flop (Latch) Data Input Hold
0.0
0.0
0.0
0.0
0.0
ns
t
SUENA
Flip-Flop (Latch) Enable Set-Up
4.3
5.0
5.6
6.6
9.2
ns
t
HENA
Flip-Flop (Latch) Enable Hold
0.0
0.0
0.0
0.0
0.0
ns
t
WCLKA
Flip-Flop (Latch) Clock Active Pulse
Width
4.6
5.3
5.6
7.0
9.8
ns
t
WASYN
Flip-Flop (Latch)
Asynchronous Pulse Width
4.6
5.3
5.6
7.0
9.8
ns
t
A
Flip-Flop Clock Input Period
6.8
7.8
8.9
10.4
14.6
ns
f
MAX
Flip-Flop (Latch) Clock Frequency
(FO = 128)
109
101
92
80
48
MHz
Notes:
1.
Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual performance.
Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
The hold time for the DFME1A macro may be greater than 0 ns. Use the Series or later Timer to check the hold time for this macro.
2.
3.
相關(guān)PDF資料
PDF描述
A42MX16-PL84M Field Programmable Gate Array (FPGA)
A42MX16-PQ100 Field Programmable Gate Array (FPGA)
A42MX16-PQ100I Field Programmable Gate Array (FPGA)
A42MX16-PQ100M Field Programmable Gate Array (FPGA)
A42MX16-PQ160 Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-PL84M 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 103MHZ/172MHZ 0.45UM 3.3V/5V 84PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:IC FPGA 72 I/O 84PLCC 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 84-PLCC
A42MX16-PLG84 功能描述:IC FPGA 140I/O 84PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241
A42MX16-PLG84A 功能描述:IC FPGA MX SGL CHIP 24K 84-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-PLG84I 功能描述:IC FPGA MX SGL CHIP 24K 84-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-PLG84M 制造商:Microsemi Corporation 功能描述:FPGA 42MX Family 24K Gates 608 Cells 103MHz/172MHz 0.45um (CMOS) Technology 3.3V/5V 84-Pin PLCC 制造商:Microsemi SOC Products Group 功能描述:FPGA 24K GATES 608 CELLS 103MHZ/172MHZ 0.45UM 3.3V/5V 84PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 84-PLCC