參數資料
| 型號： | AD1835AASZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 5/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC 2ADC/8DAC 24BIT 52-MQFP |
| 標準包裝： | 1 |
| 類型： | 立體聲音頻 |
| 數據接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數量： | 2 / 8 |
| 三角積分調變： | 是 |
| S/N 比，標準 ADC / DAC (db)： | 105 / 108 |
| 動態(tài)范圍，標準 ADC / DAC (db)： | 105 / 108 |
| 電壓 - 電源，模擬： | 4.5 V ~ 5.5 V |
| 電壓 - 電源，數字： | 4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 52-QFP |
| 供應商設備封裝： | 52-MQFP（10x10） |
| 包裝： | 托盤 |
| 產品目錄頁面： | 776 (CN2011-ZH PDF) |
REV. A
AD1835A
–13–
The format is similar to the Motorola SPI format except the
input data-word is 16 bits wide. The maximum serial bit clock
frequency is 12.5 MHz and may be completely asynchronous
to the sample rate of the ADCs and DACs. Figure 3 shows the
format of the SPI signal.
Serial Data Ports—Data Format
The ADC serial data output mode defaults to the popular I
2S
format, where the data is delayed by 1 BCLK interval from the
edge of the LRCLK. By changing Bits 6 to 8 in ADC Control
Register 2, the serial mode can be changed to right-justified
(RJ), left-justified DSP (DSP), or left-justified (LJ). In the
RJ mode, it is necessary to set Bits 4 and 5 to define the width
of the data-word.
The DAC serial data input mode defaults to I
2S. By changing
Bits 5, 6, and 7 in DAC Control Register 1, the mode can be
changed to RJ, DSP, LJ, Packed Mode 1, or Packed Mode 2.
The word width defaults to 24 bits but can be changed by
reprogramming Bits 3 and 4 in DAC Control Register 1.
Packed Modes
The AD1835A has a packed mode that allows a DSP or other
controller to write to all DACs and read all ADCs using one input
data pin and one output data pin. Packed Mode 256 refers to
the number of BCLKs in each frame. The LRCLK is low while
data from a left channel DAC or ADC is on the data pin and
high while data from a right channel DAC or ADC is on the
data pin. DAC data is applied on the DSDATA1 pin and ADC
data is available on the ASDATA pin. Figures 7 to 12 show the
timing for the packed mode. Packed mode is available for 48 kHz
and 96 kHz.
Auxiliary (TDM) Mode
A special auxiliary mode is provided to allow three external stereo
ADCs to be interfaced to the AD1835A to provide 8-in/8-out
operation. In addition, this mode supports glueless interface to
a single SHARC DSP serial port, allowing a SHARC DSP to
access all eight channels of analog I/O. In this special mode,
many pins are redefined; see Table IV for a list of redefined pins.
The auxiliary and TDM interfaces are independently configurable
to operate as masters or slaves. When the auxiliary interface is
set as a master, by programming the auxiliary mode bit in
ADC Control Register 2, the AUXLRCLK and AUXBCLK
are generated by the AD1835A. When the auxiliary interface is
set as a slave, the AUXLRCLK and AUXBCLK need to be
generated by an external ADC as shown in Figure 15.
The TDM interface can be set to operate as a master or slave by
connecting the
M/S pin to DGND or ODVDD, respectively. In
master mode, the FSTDM and BCLK signals are outputs and
are generated by the AD1835A. In slave mode, the FSTDM
and BCLK are inputs and should be generated by the SHARC.
Both 48 kHz and 96 kHz operations are available (based on a
12.288 MHz or 24.576 MHz MCLK) in this mode.
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LEFT CHANNEL
RIGHT CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
MSB
LSB
LEFT-JUSTIFIED MODE – 16 BITS TO 24 BITS PER CHANNEL
I2S MODE – 16 BITS TO 24 BITS PER CHANNEL
RIGHT-JUSTIFIED MODE – SELECT NUMBER OF BITS PER CHANNEL
DSP MODE – 16 BITS TO 24 BITS PER CHANNEL
1/fS
NOTES
1. DSP MODE DOES NOT IDENTIFY CHANNEL.
2. LRCLK NORMALLY OPERATES AT
fS EXCEPT FOR DSP MODE, WHICH IS 2
fS.
3. BCLK FREQUENCY IS NORMALLY 64
LRCLK BUT MAY BE OPERATED IN BURST MODE.
Figure 4. Stereo Serial Modes
相關PDF資料 |
PDF描述 |
|---|---|
| AD1836ACSZ | IC CODEC 4ADC/6DAC 24 BIT 52MQFP |
| AD1838AASZ | IC CODEC 2ADC/6DAC 24 BIT 52MQFP |
| AD1851RZ-J | IC DAC AUDIO FASTSET 16B 16SOIC |
| AD1852JRSZRL | IC DAC STEREO 24BIT 28-SSOP |
| AD1853JRSZRL | IC DAC STEREO 192KHZ 5V 28SSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD1835AASZ-REEL | 功能描述:IC CODEC 2ADC/8DAC 24BIT 52MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數據接口:串行 分辨率（位）:18 b ADC / DAC 數量:2 / 2 三角積分調變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| AD1835AS | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 8DAC 24-Bit 52-Pin MQFP 制造商:Analog Devices 功能描述:AUD CODEC 2ADC / 8DAC 24BIT 52MQFP - Trays 制造商:Rochester Electronics LLC 功能描述:HIGH PERFORMANCE 2:8 CODEC - Bulk |
| AD1835AS-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 8DAC 24-Bit 52-Pin MQFP T/R |
| AD1836 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multichannel 96 kHz Codec |
| AD1836A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multichannel 96 kHz Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復。