參數(shù)資料
型號(hào)： AD5231BRU10-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 7/28頁(yè)
文件大小： 0K
描述： IC DGTL POT 1024POS 16-TSSOP TR
標(biāo)準(zhǔn)包裝： 1,000
接片： 1024
電阻（歐姆）： 10k
電路數(shù)： 1
溫度系數(shù)： 標(biāo)準(zhǔn)值 600 ppm/°C
存儲(chǔ)器類型： 非易失
接口： 4 線 SPI（芯片選擇）
電源電壓： 2.7 V ~ 5.5 V，±2.25 V ~ 2.75 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 16-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 16-TSSOP
包裝： 帶卷 (TR)
Data Sheet
AD5231
Rev. D | Page 15 of 28
DIGITAL INPUT/OUTPUT CONFIGURATION
All digital inputs are ESD-protected, high input impedance that
can be driven directly from most digital sources. Active at logic
low, PR and WP must be tied to VDD if they are not used. No
internal pull-up resistors are present on any digital input pins.
The SDO and RDY pins are open-drain digital outputs that
need pull-up resistors only if these functions are used. A resistor
value in the range of 1 k to 10 k is a proper choice that
balances the dissipation and switching speed.
The equivalent serial data input and output logic is shown in
Figure 36. The open-drain output SDO is disabled whenever
chip-select CS is in logic high. ESD protection of the digital
inputs is shown in Figure 37 and Figure 38.
COUNTER
SERIAL
REGISTER
CLK
SDI
5V
RPULL-UP
SDO
GND
PR
WP
AD5231
CS
COMMAND
PROCESSOR
AND ADDRESS
DECODE
VALID
COMMAND
02739-
035
Figure 36. Equivalent Digital Input-Output Logic
LOGIC
PINS
VDD
GND
INPUT
300
02739-
036
Figure 37. Equivalent ESD Digital Input Protection
GND
WP
VDD
INPUT
300
02739-
037
Figure 38. Equivalent WP Input Protection
SERIAL DATA INTERFACE
The AD5231 contains a 4-wire SPI-compatible digital interface
(SDI, SDO, CS, and CLK). It uses a 24-bit serial data-word
loaded MSB first. The format of the SPI-compatible word is
shown in Table 6. The chip-select CS pin must be held low until
the complete data-word is loaded into the SDI pin. When CS
returns high, the serial data-word is decoded according to the
instructions in Table 7. The command bits (Cx) control the
operation of the digital potentiometer. The address bits (Ax)
determine which register is activated. The data bits (Dx) are the
values that are loaded into the decoded register.
The AD5231 has an internal counter that counts a multiple of
24 bits (a frame) for proper operation. For example, AD5231
works with a 48-bit word, but it cannot work properly with a
23-bit or 25-bit word. In addition, AD5231 has a subtle feature
that, if CS is pulsed without CLK and SDI, the part repeats the
previous command (except during power-up). As a result, care
must be taken to ensure that no excessive noise exists in the
CLK or CS line that might alter the effective number of bits
(ENOB) pattern. Also, to prevent data from mislocking (due
to noise, for example), the counter resets if the count is not a
multiple of four when CS goes high.
The SPI interface can be used in two slave modes: CPHA = 1,
CPOL = 1 and CPHA = 0, CPOL = 0. CPHA and CPOL refer to
the control bits that dictate SPI timing in the following
MicroConverters and microprocessors: ADuC812/ADuC824,
M68HC11, and MC68HC16R1/916R1.
DAISY-CHAIN OPERATION
The serial data output pin (SDO) serves two purposes. It can be
used to read the contents of the wiper setting and EEMEM
values using Instruction 10 and Instruction 9, respectively. The
remaining instructions (0 to 8, 11 to 15) are valid for daisy-
chaining multiple devices in simultaneous operations. Daisy-
chaining minimizes the number of port pins required from
the controlling IC (see Figure 39). The SDO pin contains an
open-drain N-Ch FET that requires a pull-up resistor if this
function is used. As shown in Figure 39, users need to tie the
SDO pin of one package to the SDI pin of the next package.
Users might need to increase the clock period, because the
pull-up resistor and the capacitive loading at the SDO to SDI
interface might require additional time delay between sub-
sequent packages. When two AD5231s are daisy-chained,
48 bits of data are required. The first 24 bits go to U2 and the
second 24 bits go to U1. The CS should be kept low until all
48 bits are clocked into their respective serial registers. The CS
is then pulled high to complete the operation.
SDI
SDO
CLK
RP
2k
C
SDI
SDO
CLK
U1
U2
AD5231
CS
+V
02739-
038
Figure 39. Daisy-Chain Configuration Using SDO
相關(guān)PDF資料
PDF描述
DS1100U-300 IC DELAY LINE 5TAP 300NS 8-USOP
AD5242BR100 IC DGTL POT 256POS 16-SOIC
MS27484E14F97PB CONN PLUG 12POS STRAIGHT W/PINS
DS1100U-100+ IC DELAY LINE 5TAP 100NS 8-USOP
AD5206BR100-REEL IC DGTL POT 6CH 256POS 24-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5231BRU50 功能描述:IC DGTL POT 1024POS 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲(chǔ)器類型:非易失 接口:I²C（設(shè)備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
AD5231BRU50-REEL7 功能描述:IC DGTL POT 1024POS 16-TSSOP TR RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲(chǔ)器類型:非易失 接口:I²C（設(shè)備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
AD5231BRUZ10 功能描述:IC POT DGTL 1024POS 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT
AD5231BRUZ10 制造商:Analog Devices 功能描述:Digital Potentiometer (Pots) IC
AD5231BRUZ100 功能描述:IC DGTL POT 100K SPI 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*