- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8999 > AD5313ARUZ (Analog Devices Inc)IC DAC 10BIT DUAL R-R 16-TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5313ARUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 10BIT DUAL R-R 16-TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 設(shè)置時間： | 7µs |
| 位數(shù)： | 10 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 2.5mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極；2 電壓，雙極 |
| 采樣率（每秒）： | 143k |
| 產(chǎn)品目錄頁面： | 782 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5303/AD5313/AD5323
Rev. B | Page 17 of 28
SERIAL INTERFACE
The AD5303/AD5313/AD5323 are controlled over a versatile,
3-wire serial interface, which operates at clock rates up to
30 MHz and is compatible with SPI, QSPI, MICROWIRE,
and DSP interface standards.
INPUT SHIFT REGISTER
The input shift register is 16 bits wide. Data is loaded into
the device as a 16-bit word under the control of a serial clock
input, SCLK. The timing diagram for this operation is shown in
Figure 5. The 16-bit word consists of four control bits followed
by 8 /10 /12 bits of DAC data, depending on the device type.
The first bit loaded is the MSB (Bit 15), which determines whether
the data is for DAC A or DAC B. Bit 14 determines the output
range (0 V to VREF or 0 V to 2 VREF). Bit 13 and Bit 12 control the
operating mode of the DAC.
Table 6. Control Bits
Bit
Name
Function
Power-On
Default
15
A/B
0: data written to DAC A
1: data written to DAC B
N/A
14
GAIN
0: output range of 0 V to VREF
1: output range of 0 V to 2 VREF
0
13
PD1
Mode bit
0
12
PD0
Mode bit
0
The remaining bits are DAC data bits, starting with the MSB
and ending with the LSB. The AD5323 uses all 12 bits of DAC
data; the AD5313 uses 10 bits and ignores the 2 LSBs. The
AD5303 uses eight bits and ignores the last four bits. The data
format is straight binary, with all 0s corresponding to 0 V output,
and all 1s corresponding to full-scale output (VREF 1 LSB).
The SYNC input is a level-triggered input that acts as a frame
synchronization signal and chip enable. Data can be transferred
into the device only while SYNC is low. To start the serial data
transfer, SYNC should be taken low, observing the minimum
SYNC to SCLK rising edge setup time, t4. After SYNC goes low,
serial data is shifted into the device’s input shift register on the
falling edges of SCLK for 16 clock pulses. Any data and clock
pulses after the 16th are ignored, and no further serial data
transfer occurs until SYNC is taken high and low again.
SYNC may be taken high after the falling edge of the 16th SCLK
pulse, observing the minimum SCLK falling edge to SYNC
rising edge time, t7.
After the end of serial data transfer, data is automatically
transferred from the input shift register to the input register
of the selected DAC. If SYNC is taken high before the 16th
falling edge of SCLK, the data transfer is aborted and the input
registers are not updated.
When data has been transferred into both input registers, the
DAC registers of both DACs may be simultaneously updated,
by taking LDAC low. CLR is an active low, asynchronous clear
that clears the input and DAC registers of both DACs to all 0s.
LOW POWER SERIAL INTERFACE
To reduce the power consumption of the device even further,
the interface only powers up fully when the device is being
written to. As soon as the 16-bit control word has been written
to the part, the SCLK and DIN input buffers are powered down.
They only power up again following a falling edge of SYNC.
DOUBLE-BUFFERED INTERFACE
The DACs all have double-buffered interfaces consisting of two
banks of registers—input registers and DAC registers. The input
register is connected directly to the input shift register and the
digital code is transferred to the relevant input register on com-
pletion of a valid write sequence. The DAC register contains the
digital code used by the resistor string.
Access to the DAC register is controlled by the LDAC function.
When LDAC is high, the DAC register is latched and the input
register may change state without affecting the contents of the
DAC register. However, when LDAC is brought low, the DAC
register becomes transparent and the contents of the input reg-
ister are transferred to it.
This is useful if the user requires simultaneous updating of
both DAC outputs. The user may write to both input registers
individually and then, by pulsing the LDAC input low, both
outputs update simultaneously.
These parts contain an extra feature whereby the DAC register
is not updated unless its input register has been updated since
the last time that LDAC was brought low. Normally, when LDAC
is brought low, the DAC registers are filled with the contents of
the input registers. In the case of the AD5303/AD5313/AD5323,
the part only updates the DAC register if the input register has
been changed since the last time the DAC register was updated,
thereby removing unnecessary digital crosstalk.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-JT4-MZ-F3 | CONVERTER MOD DC/DC 48V 25W |
| VI-JT4-MZ-F1 | CONVERTER MOD DC/DC 48V 25W |
| ICS87354AMILFT | IC CLK GEN 3.3V LVPECL 8-SOIC |
| AD5302BRMZ | IC DAC 8BIT DUAL R-R 10-MSOP |
| VI-JT3-MZ-F4 | CONVERTER MOD DC/DC 24V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5313ARUZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 230 ??A, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs |
| AD5313ARUZ-REEL7 | 功能描述:IC DAC 10BIT DUAL R-R 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 設(shè)計資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標(biāo)準(zhǔn)包裝:10,000 系列:- 設(shè)置時間:- 位數(shù):12 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型，TSOT-23-8 供應(yīng)商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:2.7M |
| AD5313BRU | 制造商:Analog Devices 功能描述:DAC 2-CH Resistor-String 10-bit 16-Pin TSSOP 制造商:Rochester Electronics LLC 功能描述: |
| AD5313BRU-REEL | 制造商:Analog Devices 功能描述:DAC 2-CH Resistor-String 10-bit 16-Pin TSSOP T/R 制造商:Rochester Electronics LLC 功能描述:DUAL 10-BIT VOLTAGE OUT DAC I.C. - Tape and Reel |
| AD5313BRU-REEL7 | 制造商:Analog Devices 功能描述:DAC 2-CH Resistor-String 10-bit 16-Pin TSSOP T/R 制造商:Rochester Electronics LLC 功能描述:DUAL 10-BIT VOLTAGE OUT DAC I.C. - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。