- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8555 > AD5382BSTZ-5 (Analog Devices Inc)IC DAC 14BIT 32CH 5V 100-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5382BSTZ-5 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 14/40頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DAC 14BIT 32CH 5V 100-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | Redesign Change 28/Oct/2011 |
| 設(shè)計(jì)資源： | 32 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5382 (CN0011) AD5382 Channel Monitor Function (CN0012) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 8µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 32 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 65mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤(pán) |
| 輸出數(shù)目和類(lèi)型： | 32 電壓，單極 |
| 采樣率（每秒）： | 125k |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
Data Sheet
AD5382
Rev. C | Page 21 of 40
FUNCTIONAL DESCRIPTION
DAC ARCHITECTURE—GENERAL
The AD5382 is a complete, single-supply, 32-channel voltage
output DAC that offers 14-bit resolution. The part is available
in a 100-lead LQFP package and features both a parallel and a
serial interface. This product includes an internal, software-
selectable, 1.25 V/2.5 V, 10 ppm/°C reference, which can be
used to drive the buffered reference inputs; alternatively, an
external reference can be used to drive these inputs. Internal/
external reference selection is via the CR10 bit in the control
register; CR12 selects the reference magnitude if the internal
reference is selected. All channels have an on-chip output
amplifier with rail-to-rail output capable of driving 5 k in
parallel with a 200 pF load.
03733
-0
27
VOUT
R
14-BIT
DAC
REG
m REG
c REG
×1 INPUT
REG
×2
INPUT DATA
VREF
AVDD
Figure 26. Single-Channel Architecture
The architecture of a single DAC channel consists of a 14-bit
resistor-string DAC followed by an output buffer amplifier
operating at a gain of 2. This resistor-string architecture guar-
antees DAC monotonicity. The 14-bit binary digital code loaded
to the DAC register determines at what node on the string the
voltage is tapped off before being fed to the output amplifier.
Each channel on these devices contains independent offset and
gain control registers that allow the user to digitally trim offset
and gain. These registers give the user the ability to calibrate out
errors in the complete signal chain, including the DAC, using
the internal m and c registers, which hold the correction factors.
All channels are double buffered, allowing synchronous
updating of all channels using the LDAC pin. Figure 26 shows a
block diagram of a single channel on the AD5382. The digital
input transfer function for each DAC can be represented as
x2 = [(m + 2)/2n × x1] + (c – 2n – 1)
where:
x2 is the data-word loaded to the resistor string DAC.
x1 is the 14-bit data-word written to the DAC input register.
m is the gain coefficient (default is 0x3FFE on the AD5382).
The gain coefficient is written to the 13 most significant bits
(DB13 to DB1) and LSB (DB0) is a zero.
n = DAC resolution (n = 14 for AD5382).
c is the14-bit offset coefficient (default is 0x2000).
The complete transfer function for these devices can be
represented as
VOUT = 2 × VREF × x2/2n
where:
x2 is the data-word loaded to the resistor string DAC, and
VREF is the internal reference voltage, or the reference voltage
externally applied to the DAC REFOUT/REFIN pin. For speci-
fied performance, an external reference voltage of 2.5 V is
recommended for the AD5380-5, and 1.25 V for the AD5380-3.
DATA DECODING
The AD5382 contains a 14-bit data bus, DB13–DB0. Depend-
ing on the value of REG1 and REG0 (see Table 10), this data is
loaded into the addressed DAC input registers (x1), offset (c)
registers, or gain (m) registers. The format data, offset (c), and
gain (m) register contents are shown in Table 11 to Table 13.
Table 10. Register Selection
REG1
REG0
Register Selected
1
Input Data Register (x1)
1
0
Offset Register (c)
0
1
Gain Register (m)
0
Special Function Registers (SFRs)
Table 11. DAC Data Format (REG1 = 1, REG0 = 1)
DB13 to DB0
DAC Output (V)
11
1111
2 VREF × (16383/16384)
11
1111
1110
2 VREF × (16382/16384)
10
0000
0001
2 VREF × (8193/16384)
10
0000
2 VREF × (8192/16384)
01
1111
2 VREF × (8191/16384)
00
0000
0001
2 VREF × (1/16384)
00
0000
0
Table 12. Offset Data Format (REG1 = 1, REG0 = 0)
DB13 to DB0
Offset (LSB)
11
1111
+8191
11
1111
1110
+8190
10
0000
0001
+1
10
0000
0
01
1111
–1
00
0000
0001
–8191
00
0000
–8192
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-JTF-MW-S | CONVERTER MOD DC/DC 72V 100W |
| AD7228BQ | IC DAC 8BIT OCTAL W/AMP 24-CDIP |
| AD5532ABCZ-1REEL | IC DAC 14BIT 32CH BIPO 74-CSPBGA |
| AD569KN | IC DAC 16BIT MONO NON-LIN 28-DIP |
| VI-J2Y-MZ-B1 | CONVERTER MOD DC/DC 3.3V 16.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5383BST | 制造商:Analog Devices 功能描述:- Bulk |
| AD5383BST-3 | 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk 制造商:Analog Devices 功能描述: |
| AD5383BST-5 | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32-CHN 5V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk |
| AD5383BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP T/R |
| AD5383BSTZ-3 | 功能描述:IC DAC 12BIT 32CHAN 3V 100LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱(chēng):MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。