- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8988 > AD5415YRUZ (Analog Devices Inc)IC DAC DUAL 12BIT MULT 24-TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5415YRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC DUAL 12BIT MULT 24-TSSOP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 62 |
| 設置時間： | 120ns |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 3.5µW |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 24-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 4 電流，單極；4 電流，雙極 |
| 采樣率（每秒）： | 2.47M |
| 產(chǎn)品目錄頁面： | 782 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD5415
Data Sheet
Rev. E | Page 22 of 28
MICROPROCESSOR INTERFACING
Microprocessor interfacing to the AD5415 DAC is through a
serial bus that uses standard protocol compatible with micro-
controllers and DSP processors. The communication channel is
a 3-wire interface consisting of a clock signal, a data signal, and
a synchronization signal. The AD5415 requires a 16-bit word,
with the default being data valid on the falling edge of SCLK;
however, this is changeable using the control bits in the data-word.
ADSP-21xx-to-AD5415 Interface
The ADSP-21xx family of DSPs is easily interfaced to the
AD5415 DAC without the need for extra glue logic. Figure 42
is an example of an SPI interface between the DAC and the
ADSP-2191. SCK of the DSP drives the serial data line, SDIN.
SYNC is driven from a port line, in this case SPIxSEL.
SCLK
SCK
SYNC
SPIxSEL
SDIN
MOSI
ADSP-21911
1ADDITIONAL PINS OMITTED FOR CLARITY.
AD54151
04461-041
Figure 42. ADSP-2191 SPI-to-AD5415 Interface
A serial interface between the DAC and DSP SPORT is shown
in Figure 43. In this interface example, SPORT0 is used to
transfer data to the DAC shift register. Transmission is initiated
by writing a word to the Tx register after SPORT is enabled. In a
write sequence, data is clocked out on each rising edge of the
DSP’s serial clock and clocked into the DAC input shift register
on the falling edge of its SCLK. The update of the DAC output
takes place on the rising edge of the SYNC signal.
SCLK
SYNC
TFS
SDIN
DT
ADSP-2101/
ADSP-2103/
ADSP-21911
1ADDITIONAL PINS OMITTED FOR CLARITY.
04461-042
AD54151
Figure 43. ADSP-2101/ADSP-2103/ADSP-2191 SPORT-to-AD5415 Interface
Communication between two devices at a given clock speed is
possible when the following specifications are compatible:
frame sync delay and frame sync setup-and-hold, data delay
and data setup-and-hold, and SCLK width. The DAC interface
expects a t4
(SYNC falling edge to SCLK falling edge setup time)
of 13 ns minimum. See the ADSP-21xx User Manual for
information on clock and frame SYNC frequencies for the
SPORT register.
Table 12 shows the setup for the SPORT control register.
Table 12. SPORT Control Register Setup
Name
Setting
Description
TFSW
1
Alternate framing
INVTFS
1
Active low frame signal
DTYPE
00
Right-justify data
ISCLK
1
Internal serial clock
TFSR
1
Frame every word
ITFS
1
Internal framing signal
SLEN
1111
16-bit data-word
ADSP-BF5xx-to-AD5415 Interface
The ADSP-BF5xx family of processors has an SPI-compatible
port that enables the processor to communicate with SPI-
compatible devices. A serial interface between the BlackFin
processor and the AD5415 DAC is shown in Figure 44. In this
configuration, data is transferred through the MOSI (master
output, slave input) pin. SYNC is driven by the SPIxSEL pin,
which is a reconfigured programmable flag pin.
SCLK
SCK
SYNC
SPIxSEL
SDIN
MOSI
ADSP-BF5xx1
1ADDITIONAL PINS OMITTED FOR CLARITY.
AD54151
04461-052
Figure 44. ADSP-BF5xx-to-AD5415 Interface
The ADSP-BF5xx processor incorporates channel synchronous
serial ports (SPORT). A serial interface between the DAC and
the DSP SPORT is shown in Figure 45. When SPORT is enabled,
initiate transmission by writing a word to the Tx register. The
data is clocked out on each rising edge of the DSP’s serial clock
and clocked into the DAC’s input shift register on the falling edge
of its SCLK. The DAC output is updated by using the transmit
frame synchronization (TFS) line to provide a SYNC signal.
SCLK
SYNC
TFS
SDIN
DT
ADSP-BF5xx1
1ADDITIONAL PINS OMITTED FOR CLARITY.
04461-051
AD54151
Figure 45. ADSP-BF5xx SPORT-to-AD5415 Interface
相關PDF資料 |
PDF描述 |
|---|---|
| ICS840004AGLFT | IC FREQ SYNTHESIZER 20-TSSOP |
| MS3128F22-55P | CONN RCPT 55POS WALL MNT W/PINS |
| AD5725ARSZ-1500RL7 | IC DAC 12BIT QUAD PAR 28-SSOP |
| VI-J43-MZ-F3 | CONVERTER MOD DC/DC 24V 25W |
| 97-3106A-28-16S | CONN PLUG 20POS W/SOCKETS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5415YRUZ-REEL | 功能描述:IC DAC 12BIT DUAL MULT 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5415YRUZ-REEL7 | 功能描述:IC DAC 12BIT DUAL MULT 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD542 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance, BiFET Operational Amplifiers |
| AD5420 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single Channel, 16-Bit, Serial Input, Current Source DAC |
| AD5420ACPZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single Channel, 16-Bit, Serial Input, Current Source DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。