- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1890 > AD5520JSTZ (Analog Devices Inc)IC PPMU SNGL-CH 64-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD5520JSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PPMU SNGL-CH 64-LQFP |
| 標準包裝： | 1 |
| 類型： | 每引腳參數(shù)測量單元（PPMU） |
| 應(yīng)用： | 自動測試設(shè)備 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 775 (CN2011-ZH PDF) |
| 配用： | EVAL-AD5520EBZ-ND - BOARD EVAL FOR AD5520 |
AD5520
Rev. B | Page 16 of 24
CIRCUIT OPERATION
FORCE VOLTAGE
Most PMU measurements are performed while in force voltage
and measure current modes; for example, when the device is
used as a device power supply, or in continuity or leakage
testing. In the force voltage mode, the voltage at analog input
FIN is mapped directly to the voltage forced at the DUT.
When in force voltage and measure current modes, the
maximum voltage applied to the input corresponds to the
maximum current outputs. Figure 22 shows the transfer
function when forcing a voltage.
VDUT
VCLL ×
RS × 16
RDUT
VCLH ×
RS × 16
RDUT
RS × 16
VCLH
RS × 16
VCLL
VCLH
IDUT
VFIN
03701-022
Figure 22. Force Voltage Transfer Function
MEASURE CURRENT
Figure 23 shows a simplified diagram of the PMU when in force
voltage mode. The control loop consists of the force amplifier
with the voltage sense amplifier making up the feedback path.
Current flowing through the DUT is measured by sensing the
current flowing through a selectable sense resistor, which is in
series with the DUT. The current sense amplifier (Gain = 16)
generates a voltage at its output, which is proportional to the
current flowing through the DUT. This voltage is compared to
the CLL and CLH levels to ensure the clamp voltages have not
been exceeded. Strobing CPCK and STB provides information
about the voltage level with respect to the comparator levels,
CPH and CPL.
MEASIHx
MEASIL
G= 16
MEASVH
MEASVL
G = 1
FOHx
RS
RDUT
FIN
VMEASIOUT
VMEASVOUT
MEASI
O
UT
MEASVOUT
CLH
CLL
VCLL
VCLH
VFIN
CONDITION
OUTPUT
VCLH > IDUT × RS × 16
VCLL < IDUT × RS × 16
VDUT = VFIN
VDUT = VCLH
VDUT = VCLL
VCLH > IDUT × RS × 16
VCLL > IDUT × RS × 16
VCLH < IDUT × RS × 16
VCLL < IDUT × RS × 16
REFGNDI/V
V
03701-
023
Figure 23. Force Voltage, Measure Current Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5522JSVUZ | IC PMU QUAD 16BIT DAC 80-TQFP |
| AD5532ABC-5 | IC DAC 14BIT 32CH 74-CSPBGA |
| AD5532HSABC | IC DAC 14BIT 32CH 74-CSPBGA |
| AD5535ABCZ | IC DAC 14BIT 32CHAN 124CSPBGA |
| AD5547BRU | IC DAC 16BIT DUAL 38-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5520JSTZ-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Per Pin Parametric Measurement Unit/Source Measure Unit |
| AD5520JSTZ-REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Per Pin Parametric Measurement Unit/Source Measure Unit |
| AD5521JST | 制造商:Analog Devices 功能描述: |
| AD5521JSTZ | 制造商:Analog Devices 功能描述: |
| AD5522 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。