- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8971 > AD5755ACPZ-REEL7 (Analog Devices Inc)IC DAC 16BIT QUAD 64-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD5755ACPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT QUAD 64-LFCSP |
| 視頻文件： | AD5755: 16-Bit Multi-Channel, Voltage and Current Output DAC |
| 特色產(chǎn)品： | AD5755 / AD5755-1 / AD5757 DACs |
| 標(biāo)準包裝： | 1 |
| 設(shè)置時間： | 11µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 標(biāo)準包裝 |
| 輸出數(shù)目和類型： | 4 電流，4 電壓 |
| 采樣率（每秒）： | * |
| 其它名稱： | AD5755ACPZ-REEL7DKR |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Data Sheet
AD5755
Rev. C | Page 13 of 52
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
PO
C
R
ESET
AV
DD
CO
M
P
L
V_
A
–V
SEN
SE_
A
+V
SEN
SE_
A
CO
M
P
DCDC_
A
V
B
OOS
T
_
A
V
O
UT
_
A
I O
UT
_
A
AV
SS
CO
M
P
L
V_
B
–V
SEN
SE_
B
+V
SEN
SE_
B
V
O
UT
_
B
CO
M
P
DCDC_
B
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
R
SET
_
C
R
SET
_
D
RE
F
O
UT
R
E
FIN
CO
M
P
L
V_
D
–V
SEN
SE_
D
+V
SEN
SE_
D
CO
M
P
DCDC_
D
V
B
OOS
T
_
D
V
O
UT
_
D
I O
UT
_
D
AV
SS
CO
M
P
L
V_
C
–V
SEN
SE_
C
+V
SEN
SE_
C
V
O
UT
_
C
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
RSET_B
RSET_A
REFGND
AD0
AD1
SYNC
SCLK
SDIN
SDO
DVDD
DGND
LDAC
CLEAR
ALERT
FAULT
COMPDCDC_C
IOUT_C
VBOOST_C
AVCC
SWC
GNDSWC
GNDSWD
SWD
AVSS
SWA
GNDSWA
GNDSWB
SWB
AGND
VBOOST_B
IOUT_B
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
AD5755
TOP VIEW
(Not to Scale)
PIN 1
INDICATOR
NOTES
1. THIS EXPOSED PADDLE SHOULD BE CONNECTED TO THE POTENTIALOF THE
AVSS PIN, OR, ALTERNATIVELY, IT CAN BE LEFT ELECTRICALLY UNCONNECTED.
IT IS RECOMMENDED THAT THE PADDLE BE THERMALLY CONNECTED TO A
COPPER PLANE FOR ENHANCED THERMAL PERFORMANCE.
07304-
006
Figure 7. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
RSET_B
An external, precision, low drift 15 k current setting resistor can be connected to this pin to improve the IOUT_B
temperature drift performance. See the Device Features section.
2
RSET_A
An external, precision, low drift 15 k current setting resistor can be connected to this pin to improve the IOUT_A
temperature drift performance. See the Device Features section.
3
REFGND
Ground Reference Point for Internal Reference.
4
REFGND
Ground Reference Point for Internal Reference.
5
AD0
Address Decode for the Device Under Test (DUT) on the Board.
6
AD1
Address Decode for the DUT on the Board. It is not recommended to tie both AD1 and AD0 low when using PEC,
see the Packet Error Checking section.
7
SYNC
Active Low Input. This is the frame synchronization signal for the serial interface. While SYNC is low, data is
transferred in on the falling edge of SCLK.
8
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of SCLK. This operates at clock
speeds of up to 30 MHz.
9
SDIN
Serial Data Input. Data must be valid on the falling edge of SCLK.
10
SDO
Serial Data Output. Used to clock data from the serial register in readback mode. See Figure 4 and Figure 5.
11
DVDD
Digital Supply. The voltage range is from 2.7 V to 5.5 V.
12
DGND
Digital Ground.
13
LDAC
Load DAC, Active Low Input. This is used to update the DAC register and consequently the DAC outputs. When
tied permanently low, the addressed DAC data register is updated on the rising edge of SYNC. If LDAC is held
high during the write cycle, the DAC input register is updated, but the DAC output update only takes place at
the falling edge of LDAC (see Figure 3). Using this mode, all analog outputs can be updated simultaneously. The
LDAC pin must not be left unconnected.
14
CLEAR
Active High, Edge Sensitive Input. Asserting this pin sets the output current and voltage to the preprogrammed
clear code bit setting. Only channels enabled to be cleared are cleared. See the Device Features section for more
information. When CLEAR is active, the DAC output register cannot be written to.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B6J-MV-F1 | CONVERTER MOD DC/DC 36V 150W |
| ICS843031AGI-01LFT | IC CLK GENERATOR LVPECL 8-TSSOP |
| VI-J0M-MZ-F3 | CONVERTER MOD DC/DC 10V 25W |
| VE-B6B-MV-F3 | CONVERTER MOD DC/DC 95V 150W |
| VI-J0M-MZ-F1 | CONVERTER MOD DC/DC 10V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5755BCPZ | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:DAC QUAD 16BIT -26.4/33VIN 64LFCSP 制造商:Analog Devices 功能描述:DAC, QUAD, 16BIT, -26.4/33VIN, 64LFCSP 制造商:Analog Devices 功能描述:DAC, QUAD, 16BIT, -26.4/33VIN, 64LFCSP, Resolution (Bits):16bit, Input Channel Type:Serial, Digital IC Case Style:LFCSP, No. of Pins:64, Data Interface:Microwire, QSPI, SPI, Supply Current:8.6mA, Operating Temperature Min:-40C, , RoHS Compliant: Yes |
| AD5755BCPZ-REEL7 | 功能描述:IC DAC 16BIT QUAD 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5755BCPZX | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA & Voltage Output DAC, Dynamic Power Control |
| AD5757 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA Output DAC, Dynamic Power Control |
| AD5757_11 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA Output DAC, Dynamic Power Control |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。