- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10084 > AD7634BCPZRL (Analog Devices Inc)IC ADC 18BIT DIFF BIPO 48-LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7634BCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/32頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 18BIT DIFF BIPO 48-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | PulSAR® |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 670k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 225mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極；1 個(gè)差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD7634
Rev. B | Page 25 of 32
18-Bit Interface (Master or Slave)
The 18-bit interface is selected by setting MODE[1:0] = 0. In
this mode, the data output is straight binary.
16-Bit and 8-Bit Interface (Master or Slave)
In the 16-bit (MODE[1:0] = 1) and 8-bit (MODE[1:0] = 2)
interfaces, Pin A0 and Pin A1 allow a glueless interface to a
more details). By connecting Pin A0 and Pin A1 to an address
line(s), the data can be read in two words for a 16-bit interface,
or three bytes for an 8-bit interface. This interface can be used
in both master and slave parallel reading modes.
CS, RD
A1
D[17:2]
HI-Z
HIGH
WORD
LOW
WORD
HI-Z
t12
t13
HIGH
BYTE
A0
MID
BYTE
LOW
BYTE
D[17:10]
t12
HI-Z
t12
0
64
06
-04
0
Figure 40. 8-Bit and16-Bit Parallel Interface
SERIAL INTERFACE
The AD7634 is configured to use the serial interface
when MODE[1:0]= 3. The AD7634 has a serial interface
(SPI-compatible) multiplexed on the data pins D[17:4].
Data Interface
The AD7634 outputs 18 bits of data, MSB first, on the SDOUT pin.
This data is synchronized with the 18 clock pulses provided on
the SDCLK pin. The output data is valid on both the rising and
falling edge of the data clock.
Serial Configuration Interface
The AD7634 can be configured through the serial configuration
register only in serial mode as the serial configuration pins are
also multiplexed on the data pins D[17:14]. See the Hardware
Configuration section and the Software Configuration section
for more information.
MASTER SERIAL INTERFACE
The pins multiplexed on D[12:4] and used for master serial
interface are: DIVSCLK[1:0], EXT/INT, INVSYNC, INVSCLK,
RDC, SDOUT, SDCLK, and SYNC.
Internal Clock (MODE[1:0] = 3, EXT/INT = Low)
The AD7634 is configured to generate and provide the serial
data clock, SDCLK, when the EXT/INT pin is held low. The
AD7634 also generates a SYNC signal to indicate to the host
when the serial data is valid. The SDCLK and the SYNC signals
can be inverted, if desired, using the INVSCLK and INVSYNC
inputs, respectively. Depending on the input, RDC, the data
can be read during the following conversion or after each con-
of the following two modes.
Read During Convert (RDC = High)
Setting RDC = high allows the master read (previous conver-
sion result) during conversion mode. Usually, because the
AD7634 is used with a fast throughput, this mode is the most
recommended serial mode. In this mode, the serial clock and data
switch on and off at appropriate instances, minimizing potential
feedthrough between digital activity and critical conversion
decisions. In this mode, the SDCLK period changes because the
LSBs require more time to settle and the SDCLK is derived
from the SAR conversion cycle. In this mode, the AD7634
generates a discontinuous SDCLK of two different periods
and the host should use an SPI interface.
Read After Covert (RDC = Low, DIVSCLK[1:0] = 0 to 3)
Setting RDC = low allows the read after conversion mode. Unlike
the other serial modes, the BUSY signal returns low after the 18
data bits are pulsed out and not at the end of the conversion phase,
resulting in a longer BUSY width (See Table 4 for BUSY timing
specifications). The DIVSCLK[1:0] inputs control the SDCLK
period and SDOUT data rate. As a result, the maximum through-
put cannot be achieved in this mode. In this mode, the AD7634
also generates a discontinuous SDCLK; however, a fixed period and
hosts supporting both SPI and serial ports can also be used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/26WD15PC | CONN PLUG 15POS STRAIGHT W/PINS |
| IDT72V235L15TF8 | IC FIFO SYNC 2048X18 15NS 64QFP |
| AD774BJNZ | IC ADC 12BIT W/BUFF REF 28DIP |
| VE-2N1-IW-F3 | CONVERTER MOD DC/DC 12V 100W |
| IDT72245LB25TF8 | IC FIFO 1024X18 SYNC 25NS 64QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7634BSTZ | 功能描述:IC ADC 18BIT DIFF BIPO 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7634BSTZRL | 功能描述:IC ADC 18BIT DIFF BIPO 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7641 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 750 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC |
| AD7641ACP | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LFCSP - Trays |
| AD7641ACPRL | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LFCSP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。