AVDD = DVDD = 2.5 V; OVDD = 2.3 V to 3.6 V; VREF
參數(shù)資料
型號: AD7643BCPZRL
廠商: Analog Devices Inc
文件頁數(shù): 24/28頁
文件大?。?/td> 0K
描述: IC ADC 18BIT DIFF W/REF 48-LFCSP
產(chǎn)品培訓(xùn)模塊: ADC Applications
ADC Architectures
ADC DC/AC Performance
標(biāo)準(zhǔn)包裝: 2,500
系列: PulSAR®
位數(shù): 18
采樣率(每秒): 1.25M
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 80mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-VQ(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個(gè)差分,雙極
配用: EVAL-AD7643CBZ-ND - BOARD EVALUATION FOR AD7643
AD7643
Rev. 0 | Page 5 of 28
TIMING SPECIFICATIONS
AVDD = DVDD = 2.5 V; OVDD = 2.3 V to 3.6 V; VREF = 2.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
CONVERSION AND RESET (Refer to Figure 30 and Figure 31)
Convert Pulse Width
t1
15
701
ns
Time Between Conversions
t2
800
ns
CNVST Low to BUSY High Delay
t3
23
ns
BUSY High All Modes (Except Master Serial Read After Convert)
t4
550
ns
Aperture Delay
t5
1
ns
End of Conversion to BUSY Low Delay
t6
10
ns
Conversion Time
t7
550
ns
Acquisition Time
t8
250
ns
RESET Pulse Width
t9
15
ns
RESET Low to BUSY High Delay2
t38
10
ns
BUSY High Time from RESET Low2
t39
500
ns
PARALLEL INTERFACE MODES (Refer to Figure 32 to Figure 35 )
CNVST Low to Data Valid Delay
t10
550
ns
Data Valid to BUSY Low Delay
t11
2
ns
Bus Access Request to Data Valid
t12
20
ns
Bus Relinquish Time
t13
2
15
ns
MASTER SERIAL INTERFACE MODES3 (Refer to Figure 36 and Figure 37)
CS Low to SYNC Valid Delay
t14
10
ns
CS Low to Internal SCLK Valid Delay3
t15
10
ns
CS Low to SDOUT Delay
t16
10
ns
CNVST Low to SYNC Delay
t17
135
ns
SYNC Asserted to SCLK First Edge Delay
t18
2
ns
Internal SCLK Period4
t19
8
20
ns
Internal SCLK High4
t20
2
ns
Internal SCLK Low4
t21
2
ns
SDOUT Valid Setup Time4
t22
1
ns
SDOUT Valid Hold Time4
t23
0
ns
SCLK Last Edge to SYNC Delay4
t24
0
ns
CS High to SYNC Hi-Z
t25
10
ns
CS High to Internal SCLK Hi-Z
t26
10
ns
CS High to SDOUT Hi-Z
t27
10
ns
BUSY High in Master Serial Read After Convert4
t28
ns
CNVST Low to SYNC Asserted Delay
t29
508
ns
SYNC Deasserted to BUSY Low Delay
t30
13
ns
SLAVE SERIAL INTERFACE MODES (Refer to Figure 39 and Figure 40)
External SCLK Set-Up Time
t31
5
ns
External SCLK Active Edge to SDOUT Delay
t32
1
8
ns
SDIN Set-Up Time
t33
5
ns
SDIN Hold Time
t34
5
ns
External SCLK Period
t35
12.5
ns
External SCLK High
t36
5
ns
External SCLK Low
t37
5
ns
3 In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise, the load is 60 pF maximum.
4 In serial master read during convert mode. See Table 4 for serial master read after convert mode timing specifications.
相關(guān)PDF資料
PDF描述
MS27466E23F21PB CONN RCPT 21POS WALL MT W/PINS
AD7643BSTZRL IC ADC 18BIT DIFFER W/REF 48LQFP
MS3102R22-20S CONN RCPT 9POS BOX MNT W/SCKT
MS27497E12A35SC CONN RCPT 22POS WALL MNT W/SCKT
PX0931/10/P CONN JAM NUT 10POS W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7643BSTZ 功能描述:IC ADC 18BIT DIFFER W/REF 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7643BSTZRL 功能描述:IC ADC 18BIT DIFFER W/REF 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD7645AQ 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Buffered Miltiplying CMOS D/A Converter
AD7645BQ 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Buffered Miltiplying CMOS D/A Converter
AD7645CQ 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Buffered Miltiplying CMOS D/A Converter