- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10138 > AD7643BCPZRL (Analog Devices Inc)IC ADC 18BIT DIFF W/REF 48-LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7643BCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 18BIT DIFF W/REF 48-LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | ADC Applications ADC Architectures ADC DC/AC Performance |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | PulSAR® |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 1.25M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 80mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
| 配用： | EVAL-AD7643CBZ-ND - BOARD EVALUATION FOR AD7643 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7643
Rev. 0 | Page 17 of 28
TYPICAL CONNECTION DIAGRAM
Figure 23 shows a typical connection diagram for the AD7643.
Different circuitry shown in this diagram is optional and is
discussed in the following sections.
ANALOG INPUTS
Figure 24 shows an equivalent circuit of the input structure of
the AD7643.
The two diodes, D1 and D2, provide ESD protection for the
analog inputs IN+ and IN. Care must be taken to ensure that
the analog input signal never exceeds the supply rails by more
than 0.3 V, because this causes the diodes to become forward-
biased and to start conducting current. These diodes can handle
a forward-biased current of 100 mA maximum. For instance,
these conditions could eventually occur when the input buffer’s
U1 or U2 supplies are different from AVDD. In such a case, an
input buffer with a short-circuit current limitation can be used
to protect the part.
D1
RIN
CIN
D2
IN+ OR IN–
AGND
AVDD
CPIN
06
02
4-
02
4
Figure 24. AD7643 Simplified Analog Input
The analog input of the AD7643 is a true differential structure.
By using this differential input, small signals common to both
inputs are rejected, as shown in Figure 25, representing the
typical CMRR over frequency with internal and external references.
65
45
1
10000
FREQUENCY (kHz)
CM
R
(
d
B)
10
100
1000
60
55
50
INT REF
EXT REF
06
02
4-
02
5
Figure 25. Analog Input CMRR vs. Frequency
During the acquisition phase for ac signals, the impedance of
the analog inputs, IN+ and IN, can be modeled as a parallel
combination of capacitor CPIN and the network formed by the
series connection of RIN and CIN. CPIN is primarily the pin
capacitance. RIN is typically 175 Ω and is a lumped component
comprised of some serial resistors and the on resistance of the
switches. CIN is typically 12 pF and is mainly the ADC sampling
capacitor. During the conversion phase, when the switches are
opened, the input impedance is limited to CPIN. RIN and CIN
make a 1-pole, low-pass filter that has a typical 3 dB cutoff
frequency of 50 MHz, thereby reducing an undesirable aliasing
effect and limiting the noise coming from the inputs.
Because the input impedance of the AD7643 is very high, the
AD7643 can be driven directly by a low impedance source
without gain error. To further improve the noise filtering achieved
by the AD7643’s analog input circuit, an external 1-pole RC
filter between the amplifier’s outputs and the ADC analog
inputs can be used, as shown in Figure 23. However, large source
impedances significantly affect the ac performance, especially
the total harmonic distortion (THD). The maximum source
impedance depends on the amount of THD that can be
tolerated. The THD degrades as a function of the source
impedance and the maximum input frequency, as shown in
–70
–110
1
10
100
1000
INPUT FREQUENCY (kHz)
T
HD
(
d
B)
RS = 500
RS = 100
RS = 10
RS = 50
06
02
4-
02
6
–75
–80
–85
–90
–95
–100
–105
Figure 26. THD vs. Analog Input Frequency and Source Resistance
MULTIPLEXED INPUTS
When using the full 1.25 MSPS throughput in multiplexed
applications for a full-scale step, the RC filter, as shown in
These values are chosen to optimize the best SNR performance
of the AD7643. To use the full 1.25 MSPS throughput in
multiplexed applications, the RC should be adjusted to satisfy t8
(which is ~ 8.5 × RC time constant). However, lowering R and C
increases the RC filter bandwidth and allows more noise into the
AD7643, which degrades SNR. To preserve the SNR performance
in these applications using the RC filter shown in Figure 23,
the AD7643 should be run with t8 > 350 ns; or approximately
1/(t7 + t8) ~ 1.12 MSPS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27466E23F21PB | CONN RCPT 21POS WALL MT W/PINS |
| AD7643BSTZRL | IC ADC 18BIT DIFFER W/REF 48LQFP |
| MS3102R22-20S | CONN RCPT 9POS BOX MNT W/SCKT |
| MS27497E12A35SC | CONN RCPT 22POS WALL MNT W/SCKT |
| PX0931/10/P | CONN JAM NUT 10POS W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7643BSTZ | 功能描述:IC ADC 18BIT DIFFER W/REF 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7643BSTZRL | 功能描述:IC ADC 18BIT DIFFER W/REF 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7645AQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Buffered Miltiplying CMOS D/A Converter |
| AD7645BQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Buffered Miltiplying CMOS D/A Converter |
| AD7645CQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Buffered Miltiplying CMOS D/A Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。